The Design and Performance of the Rollback Chip: Hardware Support for Time Warp
Abstract
The Time Warp mechanism offers an elegant approach to attacking difficult clock synchronization problems that arise in applications such as parallel discrete event simulation. However, because Time Warp relies on a lookahead and rollback mechanism to achieve widespread exploitation of parallelism, the state of each process must periodically be saved. Existing approaches to implementing state saving and rollback are not appropriate for large Time Warp programs. A component called the Rollback Chip (RBC) is proposed in this thesis to efficiently implement these functions. Such a component could be used in a programmable, special purpose parallel discrete event simulation engine based on Time Warp. The algorithms implemented by the rollback chip are described, as well as mechanisms that allow efficient implementation. Results of simulation studies are presented. These results show that the rollback cna virtually eliminate the state saving and rollback overheads that plague current software implementations of Time Warp. Theses.
Document Details
- Document Type
- Technical Report
- Publication Date
- Oct 01, 1988
- Accession Number
- ADA203160
Entities
People
- Jya-jang Tsai
Organizations
- University of Utah