Design of a Systolic VLSI Convolution Processor

Abstract

This report describes the design and implementation of a systolic convolution processor. It uses a number of bit-serial processors, each operating on 8-bit signed coefficients and 8-bit positive pixel intensities. The processing time is independent of the coefficient array size due to the architecture selected. Overflow detection and output scaling capabilities are provided for autonomous applications. Two processors were placed on a CMOS custom integrated circuit using 5 micron design rules. Simulation results were used to estimate the processing time to be under 0.5 s for a 512 x 512 pixel image. Canada.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Apr 01, 1989
Accession Number
ADA207939

Entities

People

  • Y. Boudreault

Tags

Communities of Interest

  • Advanced Electronics

DTIC Thesaurus Topics

  • Abstracts
  • Circuits
  • Command And Control
  • Computations
  • Detection
  • Diagrams
  • Electrical Circuits
  • Image Processing
  • Integrated Circuits
  • Inverters
  • Logic
  • Logic Gates
  • National Security
  • Shift Registers
  • Simulations
  • Standards
  • Two Dimensional

Fields of Study

  • Engineering

Readers

  • Integrated Circuit Design and Technology.
  • Parallel and Distributed Computing.
  • Regression Analysis.