Performance Evaluation of the Scheme86 and HP Precision Architectures

Abstract

The Scheme86 and the HP Precision Architectures represent different trends in computer processor design. The former uses wide micro-instructions, parallel hardware, and a low latency memory interface. The latter encourages pipelined implementation and visible interlocks. To compare the merits of these approaches, algorithms frequently encountered in numerical and symbolic computation were hand-coded for each architecture. Timings were done in simulators and the results were evaluated to determine the speed of each design. Based on these measurements conclusions were drawn as to which aspects of each architecture are suitable for a high-performance computer.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Apr 01, 1989
Accession Number
ADA209418

Entities

People

  • Henry M. Wu

Organizations

  • Massachusetts Institute of Technology

Tags

Communities of Interest

  • Advanced Electronics
  • Energy and Power Technologies

DTIC Thesaurus Topics

  • Application Software
  • Arithmetic Units
  • Artificial Intelligence
  • Coding
  • Computer Architecture
  • Computer Languages
  • Computer Programming
  • Computer Programs
  • Computer Science
  • Computers
  • Data Processing Equipment
  • High Level Languages
  • Instruction Set Architecture
  • Language
  • Processing Equipment
  • Programming Languages
  • Simulators

Readers

  • Computational Linguistics
  • Computational Modeling and Simulation
  • Software Engineering.