

SECURITY CLASSIFICATION OF THIS PAGE

AD-A218 759

DTIC REPORT DOCUMENTATION PAGE				
1a. REPORT SECURITY CLASSIFICATION Unclassified		1b. RESTRICTIVE MARKINGS		
2a. SECURITY CLASSIFICATION AUTHORITY FEB 27 1990		3. DISTRIBUTION / AVAILABILITY OF REPORT Approved for public release; distribution unlimited.		
2b. DECLASSIFICATION / DOWNGRADING SCHEDULE		5. MONITORING ORGANIZATION REPORT NUMBER(S) ARO 26846.1-PH-CF		
4. PERFORMING ORGANIZATION REPORT NUMBER(S) 10		7a. NAME OF MONITORING ORGANIZATION U. S. Army Research Office		
6a. NAME OF PERFORMING ORGANIZATION IEEE Lasers and Electro-Optics Society		7b. ADDRESS (City, State, and ZIP Code) P. O. Box 12211 Research Triangle Park, NC 27709-2211		
6b. ADDRESS (City, State, and ZIP Code) Piscataway, NJ 08854		8a. NAME OF FUNDING / SPONSORING ORGANIZATION U. S. Army Research Office		
8b. OFFICE SYMBOL (If applicable)		9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER ARO MIPR 133-89		
8c. ADDRESS (City, State, and ZIP Code) P. O. Box 12211 Research Triangle Park, NC 27709-2211		10. SOURCE OF FUNDING NUMBERS PROGRAM ELEMENT NO. PROJECT NO. TASK NO. WORK UNIT ACCESSION NO.		
11. TITLE (Include Security Classification) Workshop on III-V Integrated Optoelectronics				
12. PERSONAL AUTHOR(S) Robert T. Wangemann (principal investigator on project)				
13a. TYPE OF REPORT Final		13b. TIME COVERED FROM 3/20/89 TO 3/19/90		14. DATE OF REPORT (Year, Month, Day) Jan 1990
15. PAGE COUNT				
16. SUPPLEMENTARY NOTATION The view, opinions and/or findings contained in this report are those of the author(s) and should not be construed as an official Department of the Army position, policy, or decision, unless so designated by other documentation.				
17. COSATI CODES FIELD GROUP SUB-GROUP		18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) OEIC Technology, OEIC Devices, Workshop, Materials Opto Electronic Integrated Circuits (OEIC)		
19. ABSTRACT (Continue on reverse if necessary and identify by block number) A Workshop was held for the purpose of bringing together researchers with a broad range of interests in OEIC and related technologies. The objective was to review the current status and future prospects for OEIC devices, as well as related materials and materials processing technologies. This report summarizes the discussions that took place and highlight some of the conclusions drawn. The report is divided into six sections covering: emerging systems requirements, materials growth and processing for OEICs, state-of-the-art discrete components, a review of the current status of OEIC research devices, and a discussion of the conclusions of the Workshop.				
20. DISTRIBUTION / AVAILABILITY OF ABSTRACT ☐ UNCLASSIFIED / UNLIMITED ☐ SAME AS RPT. ☐ DTIC USERS		21. ABSTRACT SECURITY CLASSIFICATION Unclassified		
22a. NAME OF RESPONSIBLE INDIVIDUAL		22b. TELEPHONE (Include Area Code)		22c. OFFICE SYMBOL

DD FORM 1473, 84 MAR

83 APR edition may be used until exhausted.
All other editions are obsolete.

SECURITY CLASSIFICATION OF THIS PAGE
UNCLASSIFIED

WORKSHOP REPORT

WORKSHOP ON III-V INTEGRATED OPTOELECTRONICS

MARCH 28-30, 1989

MARINER'S INN

HILTON HEAD, SOUTH CAROLINA

Supported by:

National Science Foundation

Air Force Office of Scientific Research

Labcom, Harry Diamond Labs

Rome Air Development Center

Office of Naval Research

Army Research Office

Defense Advanced Research Projects Agency

IEEE Lasers and Electro-Optics Society

Managed by:

IEEE Lasers and Electro-Optics Society

Organizers:

Pallab Bhattacharya, *University of Michigan*

Henryk Temkin, *AT&T*

Robert Leheny, *Bellcore*

Mario Dagenais, *University of Maryland*

90 02 26 039

**Applications and Challenges of OEIC Technology:
A report on the 1989 Hilton Head Workshop**

Co-Organizers

M. Dagenais
Department of Electrical Engineering
University of Maryland
College Park, Maryland 20742

R. Leheny
Bellcore
331 Newman Springs Road
Red Bank, New Jersey 07701

H. Temkin
AT&T Bell Laboratories
600 Mountain Avenue
Murray Hill, New Jersey 07974

P. Bhattacharya
Department of Electrical Engineering and Computer Sciences
University of Michigan
Ann Arbor, Michigan 48109-2122

This workshop report was submitted to the
Journal of Lightwave Technology as an invited paper.

1. Introduction

Opto Electronic Integrated Circuits (OEICs), circuits that monolithically integrate optical and electrical components on a single semiconductor chip, represent a device technology with potential to meet a broad range of future telecommunication and computing systems needs. As for the case of integrated electronics, monolithic integration offers significant advantages over hybrid circuits in compactness, reliability, possible performance improvements resulting from reduced parasitics, and potentially significant reductions in cost, particularly in the case of arrays. However, despite these many potential advantages, to date OEICs have not outperformed hybrid circuits performing similar functions. This is generally recognized to be due to the difficult materials and materials fabrication challenges presented by integration of very different devices on a single chip.

On March 28-30, 1989, a Workshop was held for the purpose of bringing together researchers with a broad range of interests in OEIC and related technologies under the sponsorship of the IEEE LEOS Society and a number of government agencies with an interest in optoelectronic technologies including: The National Science Foundation, the Air Force Office of Scientific Research, the Army Research Office, the Defense Advanced Research Projects Agency, the Rome Air Development Center, the Army Labcom-Harry Diamond Labs, and the Office of Naval Research. The objective was to review the current status and future prospects for OEIC devices, as well as related materials and material processing technologies. In this report we summarize the discussions that took place and highlight some of the conclusions drawn. The report is divided into six sections covering: emerging systems requirements, materials growth and processing for OEICs, state-of-the-art discrete components, a review of the current status of OEIC research devices, and a discussion of the conclusions of the Workshop. The authors would like to acknowledge the contributions of the workshop participants for making this report possible.



☒ Unannounced ☐ Justification	
By _____	
Distribution/	
Availability Codes	
Dist	Avail and/or Special
A-1	

2. Systems Needs for OEICs

2-1. Introduction

Research on OEICs is rooted in advances made over the past decade in the design and fabrication of discrete optical and electronics components using GaAs and InP, and their lattice matched alloys, AlGaAs, InGaAsP, and InGaAs. The match between bandgap energy of the InP based materials and the low loss optical fiber transmission windows at 1.3 and 1.5 μm has focused optoelectronic components research for fiber telecommunications systems on InP-based materials. GaAs and its related alloys represents a more mature material system in terms of research experience on growth and processing of complex material and device structures. These wider bandgap materials have been widely studied for high speed electronic and microwave applications and for optical components such as lasers for non-fiber applications including optical disc readers and communications systems employing free space propagation, or requiring only limited fiber runs.

Continuing advances in device design and fabrication, as well as in material growth and processing technologies, are providing the technology push to meet the research challenge represented by OEIC devices. At the same time, as optoelectronic components are being incorporated into communications and computing systems there is a technology pull for OEIC innovation to satisfy the demanding requirements of advanced systems. In this section we discuss some of these emerging systems applications.

2-2. Telecommunications Systems

For more than a decade, optical device research for telecommunications has been dominated by long haul, point-to-point transmission where the bit-rate distance product has been a key figure of merit. Today's commercial fiber systems operate at up to 1.7 Gbits/s, with capacities to 5 Gbits/s becoming available and research experiments pushing beyond 10 Gbits/s. These high bit-rate, point-to-point systems are characterized by relatively low optoelectronic component counts, so that cost per subscriber-circuit for components is not a critical issue.

To a considerable degree today's telecommunications systems research is looking beyond this limited point-to-point application and is aimed at creatively exploring ways to extend optical technologies into the subscriber loop where fiber offers the possibility for services greatly expanded over what is currently available with copper wire. For these applications it is envisioned that each subscriber would have access to information at rates up to 150 Mbits/s, compatible with switched digital HDTV signals for example [1, 2]. There is also growing interest in using fiber for broadcast cable TV distribution as well [3].

Underlying this research thrust is the recognition that, at the bit-rates required to support a single subscriber, the optical bandwidth of single mode fibers can support thousands of channels. The challenge for systems designers is to develop architectures that allow efficient switching of optical signals as they are routed from multi-gigabit trunk lines to these individual subscribers. In this subscriber loop environment, remote from the controlled environment that characterize central switching offices, the use of complex electronic switching to route broad-band signals to individual subscribers presents a challenge that can possibly be met by passive photonic technologies. One approach is to develop cost effective OEICs to simplify the implementation of Time Division Multiplexing (TDM) systems. The more advanced approach is to take advantage of wavelength selectivity to realize systems based on Wavelength Division Multiplexing (WDM) [4], a systems approach that mimics in the frequency domain TDM systems. In such a system, specific wavelengths are assigned to separate channels, much as time slots are assigned in TDM, for transport or broadcast of large numbers of signals via fiber while using wavelength selectivity to sort and route individual signals to their final destinations. One such system for routing or switching based on WDM is illustrated in Fig. 1 [4]. Future systems are expected to make extensive use of coherent techniques to select received signals in a mode similar to today's radio/TV broadcast systems [2]. It should however be noted that cost effective TDM network based on high speed OEICs will probably be first to be implemented.

The key feature of these research architectures is that they rely on intensive optoelectronic interfacing. For successful implementation of these schemes three key challenges exist for device researchers; first, to provide lasers with precise frequency control; second,

to develop wavelength-selective receivers; and third, provide these interface components at a cost, per customer-served, compatible with what the markets for services such as broadband ISDN and digital HDTV are able to support. These performance challenges can be met with hybrid components, and in fact, many of the present research demonstrations rely on hybrids. However, successful replacement of these hybrids by low cost, reliable OEICs would greatly enhance the progress of this work. Successful implementation of TMD and WDM switching with OEICs, as envisioned here for communications applications, could also impact directly on massively parallel computer systems where the input/output ports illustrated in Fig. 1 might represent individual processor and memory boards [6].

2-3. Computing Systems

As computing environments evolve towards the type of distributed network illustrated in Fig. 2, with data processing and data base sharing among remote locations, overall operating efficiency increasingly relies on the efficiency of interconnection links. Even when the spans being bridged are quite short the physical size and complexity of wire and cable, as well as their high frequency loss and limited bandwidth, place severe restrictions on the distance over which repeaterless connections can be made. For some time a variety of new approaches have been considered based on optical links as a means to achieve high bandwidth, low loss interconnection for these applications. This represents another area where OEICs could have significant impact.

While in many respects the technology challenges of optical data networks resemble those of telecommunication networks, in detail their requirements can be quite different. For one, the relatively short distances characterizing many data network interconnections translates to relative insensitivity to fiber transmission losses (or dispersion), at least for bit-rates on the order of $\sim$ Gbits/s and distances on the order of a kilometer. As discussed in Section 2-1, advances in optical communication device technologies have been based on InP materials oriented to long wavelength operation taking advantage of the low loss properties of fiber for long distance communication systems. For many data links, short interconnect spans allow for considerable flexibility in the choice of operating wavelength, and in particular the use of GaAs short wavelength ($\lambda \sim 0.8$) optics and electronics (ion-

implanted FETs). Given the more advanced state of development of GaAs integrated electronics, this material system is in excellent position to immediately meet many of the challenges of short distance optical interconnections. The work of a number of groups reporting GaAs-based OEICs supports this, with a few demonstrations of very high levels of integration [7,8,9].

Another critical aspect of data networks relates to the bursty nature of data communication channels, characterized by rapid transfer of large blocks of information between remote points via connection paths that may change during the course of computation. The challenge is to create low cost interfaces that can efficiently couple components, such as processor and memory bank, and which exhibit fast set-up time (nsec), even faster data transfer rates (Gbits/s), and which are compatible with existing data processing equipment standards.

This final point has been emphasized by Crow, et al, of IBM [9] who point out that if OEICs are to successfully compete with an all-electronic approach the optical and electronic devices making up OEICs, and the circuit functions implemented, must represent a robust technology that can compete on the basis of cost and performance with today's electronic ICs, while also being as compatible as possible with standard IC packaging. The materials systems and growth techniques need to be as simple as possible. The optical and electronic device structures need to be simple and tolerant to the process variations expected in IC processing. Fig. 3 illustrates the functional characteristics of a GaAs computer interface OEIC chip reported by Crow and co-workers [9] which incorporates many of these features. For insertion into a practical computer system, this circuit has been designed to meet the following requirements:

- high speed, capable of multi-Gbit/s, with relatively high complexity (10K transistors/chip),
- capable of operation in a noisy environment, $BER < 10^{-15}$ in the presence of noise levels of up to 100 mV,
- high reliability, failure rate $< 0.01\%$ per khrs for an entire link, for over 10^5 hours at 50°C ,

- redundancy in critical paths with transmission error correction capacity,
- compatible with existing computer interface technologies; packaging, power supply requirements and silicon interface, and
- be competitive, i.e. satisfies a market niche with market volume in excess of one million devices per year to ensure low cost and ready availability.

This list provides a concise summary of the goals for any OEIC component. It is important to note that with continued evolution of optical techniques for data transmission many of the systems architectures being considered for telecommunications applications, such as WDM, may also find use in computing environments and vice versa.

Even at chip level, advances over the past decade in silicon VLSI technologies have made possible today's signal processing and computer IC chips incorporating up to a million devices and operating at clock rates in excess of 150 Mbits/s. This expanded chip level processing capacity has translated to increased demands on chip I/O ports, with the number of connections to high performance chips exceeding 200, and projected to reach over 500 in the near future. Within silicon technology this requirement for high speed transfer of data has given rise to electronic circuit designs that mix device technologies, i.e. BiCMOS. The incorporation of bipolar devices with traditional CMOS circuits can provide required current drive for coupling off-chip but an innovative OEIC alternative, that might offer even greater flexibility, has been proposed by researchers at David Sarnoff Research Center. Their proposal, which is typical of many suggestions for how OEICs might serve to meet this chip-to-chip interconnection challenge, replaces the current drivers required for electrical interconnects with optical components as illustrated in Fig. 4 [10]. The Sarnoff researchers propose to deposit GaAs directly onto selected areas of the silicon wafer, taking up about the same area as present metal wire bonding pads, to provide material for on-chip OEICs. They envision a small scale OEIC incorporating a laser transmitter providing optical interconnection access and high speed multiplexer circuits to serialize the many parallel data streams operating at the lower clock rate of the silicon components. Given the high speed capabilities of the GaAs optoelectronic components, this approach could reduce the required number of high performance I/O ports by more than an order of

magnitude. Related technologies can provide on-chip receiver circuits performing optical detection and demultiplexing. Similar applications of GaAs on Si, incorporating GaAs LEDs with Si-MOS driver circuits, have been reported by researchers at Lincoln Labs [11].

2-4. Military Systems

Military requirements for communications and computing represent some of the most demanding for technology and this has been reflected in early interest by DOD agencies in a host of advanced optoelectronic device applications including support for some of the pioneering work in GaAs OEIC's. Bit rates for military communications match those found in typical telecommunications systems; 50 Mbits/s for battle field management, 200 Mbits/s for the denser traffic typical of an aircraft with its large number of sensors and other instrumentation requirements, and more than one Gbit/s for the LAN/Local Loop like environment typical of shipboard operations. In most respects these systems are quite compatible with non-military telecommunications, but often the applications translate to some rather unique systems considerations, such as the simple replacement of copper cable with fiber to reduce weight for field deployed telephones or aircraft wiring.

Computing in military environments supports very high speed, real time decision making which creates requirements for rapid interconnection of multiple processors with distributed sensors and data-bases, under conditions where individual components may be quite physically separated so that fiber links can provide a real advantage. In addition to the challenges of high speed digital processing, which parallel many non-military applications, military computing also includes high speed signal processing systems for pattern recognition and related functions. These systems have been shown to make innovative use of optoelectronic components with holographic signal distribution and optical signal processing in neural networks (see Fig. 5) representing one such "optical computing" application for which optical components are integral to the computation process. Of course successful implementation to meet military needs would result in many non-military applications for this technology.

The distribution of microwave signals by optical fiber represents still another potentially major application for OEICs in military systems. In this instance it is envisioned

that advanced antenna systems making use of phased array techniques will require very large signal distribution networks typical of that illustrated in Fig. 6. The use of optical techniques to distribute and control the phase and amplitude of microwave signals could greatly enhance the efficiency, size, weight, cost and performance of these systems. The development of efficient microwave signal distribution by optical fiber creates the possibility of achieving efficient unconventional antenna structures such as "smart skin" where individual radiating elements would conform to the contour of an aircraft and the "antenna's" directional properties would be determined by control of the phase of emission from different parts of the aircraft. Apart from the very large number of devices required to achieve an efficient system (~10,000 individual radiators), the microwave operating frequency of the antenna is envisioned to be in the 50-90 GigaHertz range, creating challenges of device researchers to fabricate optoelectronic components capable of modulation at these high frequencies. It should be mentioned that some high frequency electronic components are already becoming available. They are being developed under the auspices of the Department of Defense (DOD) mimic (millimeter wave ICs) program. This program is funded for 7 years at the level of \$500 million to develop high speed GaAs circuitry.

In these military applications the potential for enhanced performance to be gained by creative incorporation of optoelectronic components is comparable to that anticipated for non-military markets, and again integrated OEICs could contribute significantly to reduced systems cost and improved reliability.

2-5. Market Size

The initial applications for OEICs will be at the high end of the markets discussed here: supercomputer interconnects and telephone switching centers, where the reduced size and complexity of interconnections made possible with integrated devices will provide the technology advantages for OEICs to compete with hybrids. In this competition, OEICs have three advantages:

- 1). reduced size, an advantage that is truly significant for applications where optoelectronic components are required or where the high speed capabilities of optoelectronic devices allow for significant reduction of interconnect lines by TDM. This also results

- in lower packaging costs and improved noise immunity,
- 2). reduced cost of production, considering that cost of integrated devices have historically decreased significantly as the number of devices produced increases, and,
 - 3). reliability, again experience with integrated components indicates that once a fabrication process is established, the reliability of the finished components is enhanced over hybrid versions as the number of wire bonds and related mechanically weak points in the circuit are reduced. A further aspect of reliability is enhanced noise immunity.

To be truly successful, the market for OEICs must be large enough to sustain the investment in production. A generic OEIC, such as the chips illustrated in Fig. 4, which finds wide application, could then support further developments of the technology base. For the three types of systems considered here, each represents a market potential for over a million devices per year filling the need for OEIC interface chips for every telephone subscriber, every telephone line at the switch, every PC/workstation tied to a network, and every aircraft, ship and most vehicles where optical components can enhance the distribution of information. For uniquely military systems application such as the phased array radar systems discussed here, a single antenna may represent 10,000 elements which can be multiplied by a market of a few hundreds of systems to yield a potential market of more than a million OEIC devices.

3. The Role of Materials in OEICs

Initial OEIC technologies will rely on today's materials technologies, ion-implanted GaAs electronics and selective growth of material for optical sources, but as experience with integration evolves, OEIC applications represent a technology application for the most advanced materials synthesis and materials processing techniques. Fig. 7 illustrates the variation in bandgap energy with lattice constant for representative binary compounds and their alloys. Vertical lines on this plot represent lattice matched material compositions. There are two broad areas of materials synthesis which are very relevant to the development of OEICs. The first is the growth technique needed to realize the complex lattice-matched heterostructures required, and the other, to a lesser extent, is mismatched hetero-epitaxy. Although significant progress has been made in the immediate past in both

areas, much more understanding of the III-V materials growth and processing, in its control and uniformity, and in its influence on device parameters is required before acceptable yields can be realized from OEICs.

Among the techniques commonly used to develop optoelectronic devices and OEICs, the methods of MBE and MOCVD have emerged as the strongest contenders. While LPE is still widely used to produce discrete buried heterostructure lasers, this technique is very difficult to apply to the preparation of transistor structures. MBE can produce high quality lasers with interfaces abrupt on the atomic scale. It can also be used to achieve extremely high doping levels. These growth characteristics are crucial for high performance transistors. MOCVD, on the other hand, offers the possibility of extremely long minority carrier lifetime (low non-radiative recombination rates), ease of regrowth properties essential for the fabrication of laser structures and high production throughput. However, it is not clear if structural and electrical characteristics of heterostructures and quantum wells prepared by MOCVD approach that achieved by MBE.

Gas-source MBE (GSMBE) or metalorganic MBE (MOMBE) [12, 13] integrates the techniques of MOCVD and MBE and may prove to be extremely important for optoelectronics and OEIC development. Impressive results on materials and heterostructure characteristics have been reported in the recent past and in particular, in the performance of heterojunction bipolar transistors [14]. GSMBE appears to be well-suited to the important In-Ga-As-P system where it permits extreme precision in dimensional control and simultaneous extremes in doping, not currently available by other growth methods. For example, p-type doping levels with Be of over $5 \times 10^{20} \text{cm}^{-3}$ have been demonstrated [15]. This capability is important for the design of the base region of HBTs. These capabilities also enable ballistic motion of carriers through the base, thereby improving the dynamic characteristics of these devices. Values of $f_T = 165 \text{ GHz}$ have been demonstrated in InP/InGaAs HBTs grown by GSMBE. High speed and high current capabilities of HBTs makes them attractive for OEIC development. However, it is important to explore regrowth possibilities and characterize the regrown interfaces.

In the area of lattice mismatched heteroepitaxy, one of the two possible alternatives

are pseudomorphic materials, where the grown layers are within critical thickness limits and therefore coherently strained. In the other form of mismatched epitaxy, the strain is generally larger, resulting in high dislocation density, and the challenge is the control of dislocation propagation into the active regions. The most studied system is GaAs on Si, although more recently interesting results have been reported on InP and InGaAsP optoelectronic devices on Si. There are several potential and obvious advantages in this type of heteroepitaxy as well as a number of difficulties.

In the critical area of dislocation control, the more recent experiments on patterned growth appears promising [16]. Dislocation have, in general, been a limiting factor in the development of III-V devices on Si substrates. While reasonable quality HBTs ($f_T = 35\text{GHz}$) have been fabricated [17], the noise performance of HEMTs and MESFETs is not currently as good as that obtained from lattice matched materials. It is perhaps more important to explore the limitations of optoelectronic devices on Si, since a likely scenario in OEIC development is the integration of "pockets" of III-V optical devices in a "sea" of Si VLSI. GaAs/AlGaAs lasers on Si substrates with $I_{th} \sim 35\text{mA}$ ($30 - 40\text{kA/cm}^2$) and a modulation bandwidth of $\sim 2\text{GHz}$ have been reported [18]. However, reliability of these devices remains a serious issue.

The quality of InP on Si also looks promising. Epitaxial layers grown by LP-MOCVD show good luminescence efficiency and narrow linewidth [19]. InGaAsP/InP/GaAs/Si buried ridge lasers with $I_{th} = 45\text{mA}$ ($\sim 4\text{kA/cm}^2$) have been reported. These degrade about 5% in 5 hours of operation [20]. The integration of 10 NMOS FETs in three stages with LEDs have also been reported [11].

Another possible scheme for heteroepitaxy is the growth of GaAs on InP substrates [22]. This allows the integration of GaAs electronic devices with InP or InP-based light sources and detectors. Encouraging results have been demonstrated both in electronic and opto-electronic devices. GaAs lasers on InP exhibit $I_{th} \simeq 300\text{mA}$ [23]. GaAs MESFETs based laser drivers have been integrated as drivers with InGaAsP lasers [24], Figure 8. A rather unusual technique, which may impact OEIC development by allowing combinations of completely dissimilar materials, is a lift-off method in which the layers grown on the lat-

tice matched substrates are selectively etched off and placed on other (lattice mismatched) substrates [25]. The thin films, which may contain electronic, optoelectronic and magnetic devices (and circuits) then adhere by van der Waals bonding.

Devices in which the active region is coherently strained have gained importance in the recent past. Some of the best high-frequency and low-noise transistors have used such strained layers [26]. Similarly, extremely low threshold currents have been realized with InGaAs/AlGaAs strained active layers. Until recently, strained layers were looked upon as a means to alter the bandgap and band offsets. It is evident now that, in the quantum size limit, biaxial strain can significantly alter the band structure and associated transport properties, opening up new device possibilities [27]. For example, biaxial compressive strain in quantum wells can lower the in-plane hole effective masses to values nearly equal to those of electrons [28], as illustrated in Fig. 9. Similarly, biaxial tensile strain offers the possibilities of enhancing the carrier effective masses and absorption coefficient.

It should be of course realized that the great progress in OEIC development has been made with GaAs- and InP-based lattice-matched materials. These will remain dominant for the highest performance OEICs. Special techniques such as regrowth, selective regrowth, and small-area growth need to be developed and characterized more fully. Recognizing the more mature status of GaAs materials technologies and the existence of a substantial GaAs electronic IC technology it is likely that for local area networks, computer interconnections, optical information processing and automotive applications, GaAs-based (or GaAs on Si) OEICs will be most useful. InP-based materials technologies, particularly for electronic applications, lag at least a decade behind GaAs, but given the success of InP materials for long wavelength optical devices these materials seem most promising for longer distance ($> 10\text{ Km}$) fiber-optic communications.

4. Limits of Size and Processing of Future OEICs

4.1 Introduction

While the fabrication of some present day OEICs does not appear to be hampered greatly by materials and device processing, there appears to be a strong consensus that cur-

rent techniques will not be sufficient in the near future. These future OEICs are expected to be based on quantum well structures patterned on a very fine scale and to very tight tolerances. Present day processing techniques are adequate, in the research sense, when transverse dimensions on the order of 100 nanometers or more are required. These dimensions are already standard in high speed FET gates. For the second generation OEICs, new patterning techniques will have to be established in order to reach the 10 nanometer range. Quantum mechanical two-dimensional confinement effects will then become important in the operation of optical and electronic devices.

Two distinct directions are emerging in nanofabrication science. The first pushes the limit of very fine scale electron beam lithography to achieve some of the smallest devices possible [29]. The second approach is to incorporate the device processing into the material growth environment [30]. This necessitates the development of vacuum compatible lithography [31] and much greater sophistication in the epitaxial growth on patterned and tilted substrates [32].

4.2 Fabrication of Nanostructures

Shrinking the size of semiconductor devices has in the past resulted in significant performance improvements and revealed new device physics. This trend is expected to continue as lateral dimensions on the order of 10 nm are achieved. These dimensions are currently available only through electron beam lithography. This writing process is resist limited and while e-beam spot sizes of 5 nm are achievable, the features written are typically a factor of 3–4 larger as a result of electron scattering and limits on resist resolution. Even more critical is the problem of transferring the lithographic pattern to the underlying semiconductor structure. Small sizes demand very faithful replication of the e-beam written pattern, high degree of anisotropy and, above all, damage-free surfaces. Considerable attention has therefore been devoted to various low energy dry etching processes. Ion beam assisted etching has been used extensively because of its relative simplicity and low ion beam energy resulting in low sidewall damage. This process has been used for preparation of high quality laser facets and optical waveguides. The question of damage in the limit of very small sizes, down to 60 nm quantum dots, has been recently studied in careful detail

[33]. These results are shown in Fig. 10. The cathodoluminescence measurements on such GaAs structures with etched sidewalls showed intensity decreasing at the same rate as the surface to volume ratio indicating normal surface recombination velocity limits. Similar results have been obtained in 30 nm diameter quantum dots of InGaAs/InP [34] in which the surface recombination velocity is at least a factor of 100 smaller. In order to maintain optical and electrical quality of such small structures surface passivation techniques must be developed. Any technique which would result in buried structures of this type would also be of interest.

4.3 In-situ Processing

Most optoelectronic device structures are fabricated from structures consisting of planar epitaxial layers. These base structures are then patterned, using conventional processing techniques, to form active device mesas. The active regions are overgrown (buried) in a second epitaxial growth in order to provide current or optical confinement and to reduce the surface recombination velocity. Growth on patterned substrates, in order to create buried devices in a single step, is beginning to be explored. A good example is the preparation of GaAs/GaAlAs quantum well lasers grown in v-grooves etched in the substrates. The low growth rate on sidewalls provides quantum well structures which results in carrier and optical confinement to the bottom of the patterned structure. This has been used [35] to fabricate very high quality $I_{th} \sim 1mA$ buried heterostructure lasers in a single growth cycle. The technique can be readily extended to the preparation of laser arrays, passive waveguides with a very tight optical mode confinement, and the preparation of lower dimensional nanostructures.

Another possibility being explored is in-situ pattern formation. One possibility with this technique is to combine focused Ga beam writing and dry etching with MBE. Such combination of crystal growth and high precision patterning techniques can produce an efficient vacuum lithographic process [31, 36]. One variant uses low dose Ga implantation to effect localized damage in the surface of InP substrates. The etch rate of exposed regions is approximately a factor of ten larger than that in the remainder of the substrate. The dry etching removes the damage resulting from Ga implantation and dry etching conditions

can be adjusted to minimize surface damage. A schematic diagram of the apparatus and an illustration of the process sequence are shown in Fig. 11. This process produces surface steps as deep as 200-300 nm for the Ga dose of 10^{14} cm^{-2} and a spatial resolution of 0.2 μm , with a limit of less than 50 nm envisaged. The high quality of InGaAs/InP double heterostructures grown by gas source MBE on such in-situ prepared surfaces has been confirmed by a variety of optical and electrical measurements

4.4 Quantum Well Disordering

Significant advances have been achieved in the understanding and device applications of quantum well disordering (QWD). The process phenomenology is by now well known for the GaAs/GaAlAs material system and preliminary observations are being reported for InGaAsP/InP. Briefly, the idea is to accelerate thermally induced interdiffusion in quantum wells and barriers through implantation or in-diffusion of a variety of dopant species. The composition of the layers is arranged to assure that the interdiffused material has a larger effective bandgap than the lowest confined particle state of the original quantum well. The localized disordering can then be used to confine carriers to the desired regions of the quantum well. This has been demonstrated on a scale as fine as $\sim 60 \text{ nm}$, [37]. Quantum well disordering has been used to fabricate very high quality, high power semiconductor laser arrays ($I_{th} < 50 \text{ mA}$ and $P_{out} = 250 \text{ mW}$) [38]. An elegant combination of laser beam activated layer desorption within the MOCVD growth apparatus and QWD has been demonstrated for laser wavelength control [39]. More recently lateral bipolar transistors in which the emitter and collector regions have been formed by QWD have been demonstrated. The device structure is shown in Fig. 12. This process allows for relatively straightforward monolithic integration of lasers and bipolar transistors [40].

5. State-of-the-Art Discrete Components

5.1 Transistors

The advantages of III-V compound semiconductor materials for high performance, high speed electronics are widely recognized. These advantages stem in part from the versatile device structures made possible by advanced heteroepitaxy and in part from excellent

electrical characteristics of lattice matched heterostructures and the superior velocity field characteristics of the underlying materials as illustrated in Fig. 13. In detail, carrier velocity varies significantly through a device, but for a given type of device, materials with high low-field mobility and high peak velocity (i.e. InGaAs) generally exhibit lower parasitic resistance and greater current carrying capacity. The figures of merit for transistor high speed performance, such as unity gain cutoff frequency f_t , reflect these considerations so that devices with active regions composed of materials with good transport properties, such as InGaAs, are expected to outperform transistors fabricated using other materials [41].

To appreciate the advantages of heteroepitaxial structures, consider the variety of field effect and bipolar transistor types currently being investigated for various electronic applications illustrated in Fig. 14. Generic forms of these devices are shown in Fig. 15. HBTs have high current drive capacity and can be packed with relatively high density. They exhibit high transconductance for low voltage swings and, since their threshold voltage is determined by material bandgap energy, they exhibit very uniform threshold. FETs on the other hand have the advantage that they exhibit high input impedance, low parasitic capacitances, and do not suffer from charge storage in saturation [42].

Over the past years a number of variations on material structures to achieve high performance device operation have been explored. At present the structures of choice are remarkably similar regardless of the material system used as illustrated in Fig. 16a for HBTs and in Fig. 16b for FETs [43]. Enhanced HBT performance derives from the bandgap difference between base and emitter, and in some cases between base and collector. These differences allow for optimizing the doping of the various layers to achieve high efficiency for minority carrier injection while minimizing parasitic elements [44]. For FETs optimization is achieved in part by maximizing channel doping while minimizing carrier scattering, and this is currently best accomplished by using modulation doping and short gate lengths. Very high doping in the contact region is also critical. In addition to reducing gate capacitance, short gate length reduces effective carrier transit time, giving rise to improved high frequency performance.

Essential design principles for fabricating conventional high performance transistors have been understood for some time, but the actual realization of material growth and device fabrication techniques to achieve performance at the physical limits of the materials is still an active research topic. Applications of advanced epitaxial techniques to prepare material structures for InP/InGaAs transistors are only now emerging, almost a decade behind similar advances for GaAs. The low surface recombination velocity characteristics of InP and InGaAs surfaces contribute to enhancing the injection efficiency of the emitter-base junction [45]. See Section 3 for further discussion of materials issues. The electrical characteristics of InP/InGaAs HBTs are quite similar to those of silicon bipolar devices, allowing for the substitution of InP based HBTs for silicon devices in many ECL circuit designs [46].

Reflecting continuous rapid improvements in material growth and device fabrication technologies some very impressive high frequency devices have been recently demonstrated [47]. Fig. 17, showing the variation of f_t with gate length for state-of-the-art FETs, illustrates some of these results. Similar performance results have been reported for HBT structures [48], demonstrating that at least for discrete devices, well designed III-V transistors can meet the performance predictions based on their superior carrier transport properties.

Extending these discrete performance results to integrated circuits remains a challenge. At present the process for fabricating integrated circuits with more than a few dozen transistors rely on less aggressive device designs. For GaAs FET-ICs, ion implanted devices with gate lengths $> 0.5 \mu m$ and more typically $1.0 \mu m$, are the technology basis for a number of IC manufacturers and foundries. GaAs HBT-IC technologies remain primarily an advanced development topic, although circuits incorporating up to ~ 1000 transistors have been reported.

At present IC technologies using InP/InGaAs materials remain a research topic with no FET circuits larger than a few transistors being reported. Research results substituting InP/InGaAs/InAlAs for GaAs/AlGaAs in HBT/FET-IC designs look promising [49].

In general, for technology comparisons, silicon bipolar circuits have been demonstrated

to operate at up to $\sim 0.5f_t$ for discrete transistors while III-V ICs operate at only $\sim 0.25f_t$. This translates to $\sim 10 - 15$ GHz for very high performance silicon and $\sim 20 - 30$ GHz for III-V's [50]. A major factor contributing to the lower operation frequencies of III-V circuits is limited experience in the design of ICs to operate at these frequencies where parasitic effects of interconnects and packaging are very significant. Nevertheless, properly designed GaAs ICs have been demonstrated to have as much as a factor of ten advantage in power at the same operating speed over silicon circuits [49, 51].

5.2 Lasers

The design of semiconductor lasers reflects some of the most advanced material science and device processing technologies. Modern semiconductor lasers rely on heteroepitaxial structures to create carrier diffusion barriers defining the active region vertically and laterally. In addition, these buried heterojunction barriers also provide optical guiding to control the transverse optical modes of the laser. In the simplest design, optical feedback is provided by reflections from cleaved facets which provide little in the way of longitudinal mode control. The introduction of distributed reflections from grating structures can greatly enhance frequency control, which in combination with external reflectors, allows for high Q cavities having finer control over operating wavelength [52, 53]. In today's advanced InGaAs/InP laser devices, such as the one illustrated in Fig. 18, external cavities have been replaced by monolithically integrated waveguides, and, by providing separate current injection, it is possible to take advantage of free carrier induced changes in index to fine tune the operating frequency of the laser [54, 55]. With good control over the epitaxial growth of the device structure, it is now possible to fabricate InP based lasers with threshold current densities below 1000 Amps/cm² ($I_{th} \sim 10$ mA) [56]. GaAs/GaAlAs lasers exhibit threshold current densities < 200 Amps/cm² ($I_{th} < 1$ mA) [57]. Differential efficiencies greater than 80%, that is above threshold more than 80% of the electrical power delivered to the laser is emitted as light, can be achieved and this very high electrical efficiency makes semiconductor lasers very attractive for such applications as optical pumping of solid state lasers [58] and the distribution of microwave signals [59].

For some time it has been recognized that by reducing the thickness of the active region

to form a quantum well, the effective density of states at the bandedge could be reduced, with corresponding reduction in threshold current density required to achieve population inversion [60]. With reduction in the dimension of the active volume, the quality of material interface becomes critical to realizing the advantages of quantum confinement. Within the last year GaAs Quantum Well (QW) laser designs have been demonstrated that achieve this goal using both traditional device structures [61] and also vertical geometries in which high reflectivity, integrated mirrors are used to achieve high Q cavities [62, 63]. For these devices threshold currents have been shown to be as low as a milliampere. Future improvements are expected to yield further reductions in threshold currents for these devices making possible efficient one and two-dimensional array operation for a variety of applications [64, 65].

Reduced current drive is advantageous for many applications, as for example where the laser driver circuit has limited current drive capabilities, or in laser arrays where heat generated in driving one laser can adversely influence the threshold for adjacent devices, and for these reasons QW lasers have been recognized as having advantages for OEIC applications [64]. Low threshold is also important for high speed modulation applications where it is desirable to operate well above threshold $I > 10 I_{th}$ to take advantage of very rapid stimulated recombination of injected carriers [66]. A further advantage of QW lasers is the control over optical gain spectra available. Recent results have demonstrated that extended tuning range for QW lasers is possible relative to the more usual laser structures [67].

5-3. Photodetectors

Photodetector designs range from simple photoconductive devices which rely on detecting optically excited carrier flow between ohmic contacts, to advanced Separate Absorption and Multiplication-Avalanche Photodetectors (SAM-APD) that take advantage of complex heterostructures to separate the photodetection process (InGaAs) from the avalanche multiplication process (InP p-n junction) to achieve better low noise performance [68]. Perhaps the most ubiquitous photodetector for the wavelength range of interest for OEICs is the simple p-i-n diode. In this design it is desirable to confine the light absorption

to the high field "i" region formed in the diode depletion region to insure rapid sweep-out of the photoexcited carriers [69]. For applications in high performance systems the key parameters of p-i-n diode design are reduced capacitance, "i" layer thickness large enough to efficiently absorb the incident light ($\sim 1 - 2\mu\text{m}$) and low dark current.

The difficulties associated with integrating pin diodes with FET amplifiers in OEICs has given rise to a new approach to photodetector design based on back-to-back metal-semiconductor Schottky diodes forming what is known as an MSM detector. As illustrated in Fig. 19 this metal-semiconductor structure can be fabricated at the same process step as the FET gate metallization thus greatly simplifying the process of integrating photodetectors with FETs [9,70]. From the point of view of minimizing dark current, Schottky diodes [9,70] are not generally as effective as reversed biased p-i-n junctions, but dark currents less than 10 nanoamps have been demonstrated. A major advantage of MSM detectors is the fact that their capacitance is typically significantly less than that of a p-i-n device of the same area [71] allowing for higher gain amplifiers and higher overall receiver sensitivity at a given bandwidth than possible with a pin photodetector. While useful for reducing capacitance in photoreceiver circuits this property does not translate directly into short response speed due to the complex transit time associated with the electric field distribution in the photosensitive region beneath the MSM contacts [72]. The technology for Schottky metal on GaAs is relatively well established but it is only recently that comparable devices have been demonstrated using InGaAs [73a,73b,74].

Just as in the case where integration of laser active region with waveguide structures greatly enhances the design options for laser structures, the integration of photodetecting devices with waveguides has some advantages [75] and Fig. 20 illustrates one such application [76a]. The introduction of wavelength selective elements into the waveguide should allow these devices to operate as "tuned" detectors. In fact for some integrated applications, to a considerable degree, the "integration" will be predominately optical and for these applications the acronym "PIC" for Photonic Integrated Circuit [76b] may be more appropriate than "OEIC".

6. OEIC Transmitters and Receivers

The success of optical communication has accelerated the research on high capacity data handling systems. It is expected that the monolithic integration of optical and electronic components on the same chip will ultimately lead to ultra-high speed, high sensitivity, compactness, reliability, and low cost (or some combination of the above). Since the pioneering work by Yariv and co-workers [77] on the monolithic integration of optical and electronic components on the same chip, there have been numerous contributions that have been reported in the literature [78-90]. So far, both GaAs and InP materials have been used to demonstrate different types of OEIC's. The high electron drift velocity and high electron mobility of these systems, as well as the ability to form heterojunctions exhibiting high quantum efficiency, combine to make these materials highly desirable for high-speed electronic and optoelectronic devices. The complexity of GaAs integrated circuitry is very advanced and the integration of tens of thousands of components has already been reported. It needs to be stressed that the number of elements associated directly with the optical function of the circuit remains quite small. Typically the majority of the circuitry is devoted to electronics, including all the logic and decision functions. This is particularly true when an electronic multiplexer/demultiplexer, automatic gain and power control, and clock extraction circuitry, are integrated, as illustrated in Fig. 21. Research on OEICs transmitters is typically focused on a level of integration limited to a current amplifier driving a laser (and possibly a power monitoring photodiode) and the laser. For receivers, the level of integration is limited to an amplifier following a detector in a receiver. Only recently, multichannel transmitter and receiver array OEICs have been demonstrated [78]. At these levels of integration, OEICs represent a direct replacement for hybrid and flip-chip [91] circuits performing similar functions and OEICs compete with hybrids for these applications principally on the basis of cost and reliability. Integration offers even greater potential advantages in the areas of arrays of optoelectronic devices where integration will allow greatly simplified processing and packaging, as well as, offering the possibility for on chip optical signal processing using active and passive photonic components (Fig. 22). Optical waveguides and two-dimensional arrays of lasers will be integrated on the chip. OEICs will make possible entirely new system functions via monolithic integration. These functions include optoelectronic gating, wavelength multiplexing and demultiplexing, op-

tical interconnections between chips and within a chip, two-dimensional optical switching and memory elements based on optical bistability. The speed and noise performance of optoelectronic devices will be significantly improved by the reduction in parasitics resulting from integration.

Here we review the current status of OEIC technology. There are two basic structures for creating a monolithically integrated optoelectronic chip. One of these is a vertical structure (Fig. 23a) in which the epitaxial layers for both the optical and the electronic devices are grown in turn with the help of insulating layers to electrically isolate different devices. In such a structure, it is possible to integrate many compact devices and achieve three dimensional functionality. In practice, it is found to be difficult to grow sufficiently good insulating layers to minimize electrical coupling between components. A further shortcoming of vertically integrated structures is the nonplanar nature of the electrical interconnects between the photonic and electronic circuit components. The second structure of interest for OEICs is a more conventional two-dimensional horizontal structure (Figs. 23b,c,d,24) in which both optical and electronic devices are positioned roughly in the same plane over a semi-insulating substrate. This approach minimizes the capacitive coupling between the elements and, because of this, most recent investigations of OEIC's have taken this approach. However, processing becomes more complicated because of the need for subsequent growths, and because of the presence of surface steps. Typically the preparation of such an OEIC involves the following steps: a) well etching, b) epitaxial crystal growth, c) removal of unnecessary materials, d) ion implantation and activation, e) deposition of insulating dielectrics and diffusion of dopants, f) formation of Ohmic contacts, g) Schottky barriers, h) interconnections, and i) laser facet formation. It is difficult to carry out this complex process while maintaining optimized component performances.

Despite the potential advantages of OEIC's in reducing parasitics, it has been found in practice that the integration of both optical and electronic devices on the same chip necessitates some compromises in the performance of discrete components. Fig. 25 gives a performance comparison between hybrids and OEICs receiver sensitivity [92]. The source of the lower OEIC sensitivity comes largely from the functional and structural differences

between the optoelectronic and electronic devices being integrated. In an effort to planarize the process, optical devices are usually grown in an etched well and optical and electronic devices occupy different locations on the chip. As a consequence, interconnection yield deteriorates due to surface steps formed between optical and electrical components. This also makes fine line lithography difficult. Different material composition and doping parameters are required for optical and electronic devices. Lasers (HBTs) require fairly heavily doped active (emitter-base) regions, while FETs require tight control over the channel layer doping-thickness product. P-i-n photodetectors incorporate three distinct doped regions with very stringent requirements on the intrinsic region.

It is therefore important to search for new compatible component designs. The use of metal-semiconductor-metal (M-S-M) photodetectors is compatible with FET processing and greatly simplifies overall fabrication of an integrated photoreceiver [78, 80]. Another example of a planar compatible OEIC design based on quantum well disordering proposed by Fujitsu is shown in (Fig. 26) [93].

High-level-of-integration OEICs have already been demonstrated. A GaAs transceiver chip including 500 FET gates integrated with a photodetector and a laser and operating at 1 Gbit/s has been reported by Honeywell [88]. At IBM, it was recently reported that GaAs OEIC receiver circuits based on an M-S-M detector with more than 8000 devices could perform deserialization, detection and clock recovery at rates close to 1 Gbit/s [9,80]. A 5 Gbit/s OEIC transmitter has also been demonstrated by Toshiba (Fig. 24) [94]. Researchers at Fujitsu demonstrated the impressive performance of a 4×4 optical switch at rates of order 1 Gbit/s [78]. This switch consists of a chip set comprised of a four-channel OEIC receiver, a 4×4 GaAs IC switch and a four-channel OEIC transmitter. The GaAs IC has more than 488 components integrated on a semi-insulating (SI) GaAs substrate. NTT and Fujitsu were among the first to use the MSM photodetectors for integration with GaAs MESFET's technology.

The material system that should be used for the next generation of OEIC's is still a matter of debate. So far, GaAs technology has offered the highest performance OEICs. MESFET ICs continue to be developed very energetically. Similarly, GaAs HBT tech-

nology is relatively mature. GaAs quantum well lasers have been shown to be extremely efficient and to have high quantum efficiency and MSM photodetectors have been shown to have high sensitivity and low capacitance. It is expected that GaAs OEICs will play a significant role in local area networks (LAN), for CATV, interoffice systems, and for communication and data links (optical interconnects) in superfast computers.

On the other hand, InP based OEICs are very well matched to optical fiber application and communication systems. Much progress has been made in the development of low-threshold InP lasers and high sensitivity detectors. More recently, significant advances have been made in transistor development, including very high frequency HBTs and FETs as well as MSM detectors. Particularly encouraging are recent advances in growth techniques for InP based material by MOCVD and gas source MBE. Significant advances have also been reported in non-lattice matched epitaxy which might allow the separate optimization of electronic and optical devices.

Given the different potential applications it may be reasonable to expect continued development of both GaAs and InP OEIC technologies.

Conclusions

Over the past several years there has emerged a new area of optoelectronics which integrates photonic and electronic devices. There is now a relative abundance of high quality laser and photodetector structures, made both of GaAs and InP. Transistor structures, FETs and HBTs, suitable for integration with optical devices have also been demonstrated. The rapid development of discrete components has resulted in a number of research prototypes of Optoelectronic Integrated Circuits (OEICs). The most complex circuits demonstrated thus far have been fabricated using GaAs based alloys. InP based ICs are at present less advanced. Since these are better matched to the needs of longer distance fiber communications much effort is devoted to them. While these preliminary OEICs have been difficult to demonstrate it appears now quite feasible to realize high performance generic OEIC chips to meet a number of specific system applications. These include fiber communications and optical switching, board-to-board and computer interconnections, phased array radar signal processing, and many others. OEICs represent an application which can sustain research (universities and industry) while enhancing and advancing today's system capabilities. Because there seem to be applications developing which have performance and part volume requirements commensurate with an integrated technology, it is timely to push development forward.

The key problem in realizing OEICs is the complex interaction of materials growth, processing and device design. In the past, advances in material deposition techniques have been directed mostly towards improving perfection of planar epitaxial layers. In order to satisfy the emerging needs of OEICs more attention will have to be devoted to the growth on patterned surfaces, regrowth on previously processed surfaces etc. Similar advances will have to occur in fabrication procedures designed to avoid damage to the material and thus allow for subsequent overgrowth, fine line lithography on non-planar surfaces and surface passivation. In-situ processing and characterization is at the leading edge of this material growth/processing interaction. The device design and simulation issues appear to be focusing around two generic device pairs: lasers and HBTs, and FETs with p-i-n or MSM detectors. Discrete devices comprising such pairs share many material growth and

fabrication requirements.

Today we find ourselves in a situation of having initial high performance integrated circuits working (GaAs-OEICs) and a range of unique integrated devices under development (InP-PICs). Yet much continued effort is required if these research results are to find applications in systems. It would appear that the time is ripe to begin the task of inserting today's OEICs into real systems while research aimed at improving and extending OEIC capabilities continues in parallel.

The stimulus for further progress will come from "hero" experiments. Some examples are high speed switches being developed for local area networks, integrated coherent receivers [76b], OEIC connector chips, on-chip optical interconnections, integrated photoreceivers, O/E arrays for optical switching, etc.

While these "hero" experiments are most likely to be realized in industrial research and development laboratories, a very significant role will, and should, be played by universities. The recent history of research on discrete devices amply demonstrates the significance of contributions made by university based researchers. It is hoped that this tradition of industry-university collaboration will be encouraged to expand in the area of OEIC research.

Acknowledgements

The authors are indebted to John Crow (IBM), Osamu Wada (Fujitsu) and Martin Pollack (AT&T) for a critical reading of the manuscript and for making numerous suggestions. They are also grateful to the participants to the Hilton Head Workshop for supplying many of the figures used in this report.

Figure Captions

- Figure 1. Wavelength Division Multiplex (WDM) system.
- Figure 2. Proposed Si/GaAs optical interconnect.
- Figure 3. Distributed computer network.
- Figure 4. OEIC functions.
- Figure 5. Optical neural network.
- Figure 6. Phased array antenna system.
- Figure 7. Diagram showing the variation of lattice parameter with band-gap energy, as the composition of the III-V ternary compounds is varied. The dotted lines indicate composition ranges which gives rise to indirect band-gap material [after P.K. Tien, unpublished].
- Figure 8. Schematic diagram of a laser driver combining InGaAsP laser and a GaAs MESFET.
- Figure 9. In-plane hole effective mass dependence on In composition (strain) for $In_xGa_{1-x}As$.
- Figure 10. Cathodoluminescence intensity plotted as a function of the etch depth and dot size. Scaling indicates normal surface recombination velocity down to the smallest size.
- Figure 11. Schematic diagram of an in-situ processing apparatus consisting of a GSMBE, Ga beam writing, and a dry etching chambers.
- Figure 12. Lateral bipolar heterojunction transistor formed by quantum well disordering.
- Figure 13. Velocity-field characteristics for different semiconductors.
- Figure 14. Tree structure for FETs and bipolar transistors currently being investigated for various electronic applications.
- Figure 15. Generic forms of HBTs and FETs and their advantages.
- Figure 16. Structures of III-V a)HBTs and b)HEMTs made of different material systems.
- Figure 17. Dependence of cut-off frequency on gate length for state-of-the-art FETs.

Figure 18. Tunable InGaAs/InP DBR laser.

Figure 19. GaAs MSM/FET OEIC.

Figure 20. Integration of a photodetector with a waveguide.

Figure 21. Required network interface functions.

Figure 22. Illustration of a space-domain multi-channel task: the optoelectronic cellular array chip.

Figure 23. Different approaches to integrated structures for OEICs.

Figure 24. OEIC transmitter fabricated by a self-aligned planar process [after Toshiba, ref.94].

Figure 25. Plot of demonstrated OEIC vs hybrid receiver performance [after Wada, Fujitsu, ref. 92].

Figure 26. Proposed planar, both optically and electronically compatible, OEIC based on multiple quantum well structures (MQW)[Ref.93].

References

- [1.] E. Nussbaum, J. Selected Areas in Comm. 6, 1036 (1988) and Technical Digests of recent conferences on optoelectronics such as OFC, IOOc or ECOC.
- [2.] Special Issue on Coherent Comm.; J. Lightwave Tech. LT-5, No. 4 (1987).
- [3.] R. Olshansky and V.A. Lanziser; Electr. Lettrs. 23, 1196 (1987).
- [4.] M.S. Goodman; Tech. Digest OFC'89 paper THG-1 and references therein.
- [5.] H. Kobrisky, et al; Electr. Lettrs. 23, 824 (1987).
- [6.] E. Arthurs, et al; Electr. Lettrs. 24, 119 (1988).
- [7.] S. Ray, et al; Proc. SPIE Conf. Vol. 703, 100 (1986).
- [8.] M. K. Kilcoyne, et al; *ibid*.
- [9.] J. D. Crow, et al; Trans. Electr. Devices T-ED 36, 263 (1989).
- [10.] M. Ettenberg, et al; Conf. Proceedings 1989 SPIE Conf. on Optical Interconnects in the Computer Environment, Boston, Mass (1989) and D. Channin; BYTE Magazine to be pub. October, 1989.
- [11.] H. K. Choi, J. P. Mattia, G. W. Turner, and B-Y. Tsaur, Electron. Dev. Lett. 9, 512 (1988).
- [12.] Special Issue on Optical Computing; Proc. of IEEE 72, (1984).
- [13.] M. B. Panish, J. Electrochem. Soc. 127, 2729 (1980).
- [14.] W. T. Tsang, Appl. Phys. Lett. 45, 1234 (1984).
- [15.] Y-K. Chen, R. N. Nottenburg, M. B. Panish, R. A. Hamm, and D. A. Humphrey, IEEE Electron. Dev. Let. 10, 267 (1989).
- [16.] R. Hamm, M. B. Panish, R. N. Nottenburg, Y-K. Chen, and D. A. Humphrey, Appl. Phys. Let. 54, 2586 (1989).
- [17.] S. Wang and J. Yu, MRS Spring Meeting, 1988.
- [18.] R. Fisher, J. Klem, C. K. Peng, J. S. Gedymin, and H. Morkoc, Electron. Dev. Lett. EDL-7, 112 (1986).
- [19.] H. Z. Chen, J. Pasklaski, A. Yariv and H. Morkoc, Appl. Phys. Lett. 52, 605 (1987).
- [20.] D. S. Wu, H. H. Tung, R. H. Horng, and M. K. Lee, J. Appl. Phys. 65, 1213 (1989).

- [21.] M. Razeghi, M. Defour, R. Blondeau, F. Omnes, P. Maurel, O. Acher, F. Brillouet, J. C. C-Fan, and J. Salerno, *Appl. Phys. Lett.* 53, 2389 (1988).
- [22.] R. Bhat, M.A. Koza, Y.H. Lo, M. Hwang, B.J. Skromme, C. Caneau, and C. E. Zah, *Inst. Phys. Conf. Ser.* 96, 177 (1989); A. Suzuki et al., *Tech Dig. ECOC '88 Pt II*, p 11.
- [23.] C.J. Chang-Hasnain, E. Kapon, and R. Bhat, *Appl. Phys. Lett.* 54, 205 (1989).
- [24.] R. Bhat, Y.H. Lo, C. Caneau, C.J. Chang-Hasnain, B.J. Skromme, D.M. Hwang, C.E. Zah, and M. Koza, *MRS Spring Meeting*, April 1988.
- [25.] E. Yablonovitch, T. Gmitter, J.P. Harbison, and R. Bhat, *Appl. Phys. Lett.* 51, 2222 (1987).
- [26.] U.K. Mishra, A.S. Brown, S.E. Rosenbaum, M.J. Delaney, S. Vaughn, and K. White, *IEEE Trans. Electron. Dev.* Ed-35, 2441 (1988).
- [27.] S-C. Hong, G.P. Kothiyal, N.D. Ebbar, P. Bhattacharya, J. Singh, *Phys. Rev B* 37, 878 (1988).
- [28.] M. Jaffe, J.E. Oh, J. Pamulapati, J. Singh, and P. Bhattacharya, *Appl. Phys. Lett.* 54, 2345, (1989).
- [29.] H.G. Craighead, *J. Appl. Phys.* 55, 4430 (1984).
- [30.] A. Takamori, E. Miyauchi, H. Arimoto, Y. Bamba, and H. Hashimoto, *Jpn. J. Appl. Phys.* 23, L599 (1984).
- [31.] H. Temkin, L.R. Harriott, R.A. Hamm, J. Weiner, and M.B. Panish, *Appl. Phys. Lett.* 54, 1463 (1989).
- [32.] J.M. Gaines, P.M. Petroff, H. Kroemer, R.J. Simes, R. S. Geels, and J.H. English, *J. Vac. Sci. Technol.* B6, 1378 (1988).
- [33.] E.M. Clausen, Jr., H.G. Craighead, J.M. Worlock, J.P. Harbison, L.M. Schiavone, L. Florez, and B. Van der Gaag, *Appl. Phys. Lett.* 55, 1427 (1989).
- [34.] H. Temkin, G.J. Dolan, M.B. Panish, and S.N.G. Chu, *Appl. Phys. Lett.* 40, 413 (1987); D. Gershoni, H. Temkin, G.J. Dolan, J. Dunsmuir, S.N. G. Chu, and M.B. Panish, *Appl. Phys. Lett.* 53, 995 (1988).
- [35] E. Kapon, J.P. Harbison, C.P. Yun, and N.G. Stoffel, *Appl. Phys. Lett.* 52, 607 (1988); E. Marclay, D.J. Arent, C. Harder, H.P. Meier, W. Walter, D.J. Webb, *Elec-*

- tron. Lettrs 25, 892 (1989).
- [36.] L.R. Harriott, H. Temkin, R.A. Hamm, J. Weiner, and M. B. Panish, J. Vac. Sci. Technol. November 1989, to be published.
 - [37.] J. Cibert, P.M. Petroff, G.J. Dolan, S.J. Pearton, A.C. Gossard, and J.H. English, Appl. Phys. Lett. 49, 1275 (1986).
 - [38.] R.L. Thornton, R.D. Burnham, T. Paoli, N. Holonyak, Jr., and D.G. Deppe, Appl. Phys. Lett. 48, 7 (1986).
 - [39.] J.E. Epler, R.L. Thornton, W.J. Mosby, and T.L. Paoli, Appl. Phys. Lett. 53, 1459 (1988).
 - [40.] R.L. Thornton, W.J. Mosby, and H.F. Chung, Appl. Phys. Lett. 53, 2669 (1988).
 - [41.] "Gallium Arsenide Technology", D.K. Ferry ed. (H.W. Sann & Co., 1985).
 - [42.] P.M. Solomon; Proc. of IEEE 70, 489 (1982).
 - [43.] J.R. Hayes; private communication.
 - [44.] H. Kroemer Proc. of IEEE 70, 13 (1982).
 - [45.] R.N. Nottenburg, et al., Electr. Device Lettrs. ED-L 10, 30 (1989).
 - [46.] P. Asbeck, private communication.
 - [47.] U.K. Mishra, et al; Electr. Device Lettrs. ED-1 9, 654 (1986).
 - [48.] R.N. Nottenburg, et al; Electr. Device Lettrs. ED-L 10, 30 (1989).
 - [49.] C.W. Farley, et al; Electron. Lettrs. 25, 846 (1989) and Tech. Digest Device Research Conf. 1989, paper IIA-5, Cambridge, Mass (1989).
 - [50.] R.G. Swartz; Tech. Digest OFC'89, paper WJ2, Houston, Tex. (1989) and in Chapter 2, Optical Fiber Communications, S.E. Miller and I.P. Kaminow eds. (Academic Press, 1988).
 - [51.] D.T. Kong, private communication and SONET Multiplexer-IC Advanced Data Sheet, Vitesse Semiconductor (1988).
 - [52.] Special Issue on Semiconductor Lasers, IEEE J. Quantum Electr. JQE-25, No. 6 (1987).
 - [53.] K. Komori, et al; IEEE J. Quantum Electr. JQE-25, No. 6 (1987).
 - [54.] S. Murata, et al; Electron. Lettrs. 23, 403 (1987).
 - [55.] L.A. Coldren and S.W. Corzine; IEEE J. Quantum Electrs. QE-23, 903 (1987).

- [56.] A. Talneau, et al; Electron. Lettrs. 24, 609 (1988).
- [57.] K.Y. Lau, et al; APL 52, 88 (1988).
- [58.] R.A. Fields, et al; APL 51, 1885 (1987).
- [59.] H.F. Taylor; Tech. Digest Topical Mtg on Picosec. Electrs. 1987, paper FB1-1, Incline Village, Nevada (1987) and references therein.
- [60.] Y. Arakawa and A. Yariv; IEEE J. Quantum Electr. JQE-22, 1887 (1986).
- [61.] E. Kapon, et al; Electron. Lettrs. 24, 985 (1988).
- [62.] T. Sakayuchi, et al; Electron. Lettrs. 24, 929 (1988).
- [63.] S.W. Corzine, et al; IEEE J. Quantum Electr. JQE-25, 1513 (1989).
- [64.] T. Iwama, et al; J. Lightwave Tech. LT-6, 772 (1988).
- [65.] E. Kapon, et al; APL 54, 304 (1989).
- [66.] K.Y. Lau, et al; APL 51, 69 (1979).
- [67.] M. Mittelstein, et al; APL 54, 1092 (1989).
- [68.] S.R. Forrest, in Chapter 14, Optical Fiber Communications II, S.E. Miller and I.P. Kaminow eds (Academic Press, 1988).
- [69.] J.E. Bowers and C.A. Burrus; J. Lightwave Tech. LT-5, 1339 (1987) and references therein.
- [70.] M. Ito, et al; IEEE Electr. Device Lettrs. EDL-5, 531 (1984).
- [71.] O. Wada, et al; IEEE J. Lightwave Tech., LT-4, 1694 (1986).
- [72.] J. Soole, et al; Tech. Digest Device Research Conference 1989, Cambridge, Mass., paper VIA-1, (1989) and to be published.
- [73a.] D. L. Rogers, Proc. of Picosecond Electrs and Optoelectronics Topical Meeting, p 116 (1987); D.L. Rogers et al., IEEE Electr. Device Lttrs. EDL-9, 515 (1988).
- [73b.] H. Schumaker, et al; IEEE Electr. Device Lttrs. EDL-9, 607 (1988).
- [74.] O. Wada, et al; APL 54, 16 (1989).
- [75.] S. Chandrasekhar, et al; Electron. Lettrs. 23, 501 (1987).
- [76a.] J. Soole, et al; Electron. Lettrs. 24, 1479 (1988).
- [76b.] U. Koren, T.L. Koch, B.I. Miller, G. Eisenstein, and R.H. Bosworth, Appl. Phys. Lett. 54, 2056 (1989).

- [77.] C.P. Lee, S. Margalit and A. Yariv, Appl. Phys. Lett. 32, 806 (1978); N. Bar-Chain, S. Margalit, A. Yariv and I. Ury, IEEE Trans. Electron Devices ED-29, 1372 (1982); A. Yariv, IEEE Trans. Electron Devices, ED-31, 1656 (1984).
- [78.] O.Wada, H. Nobuhara, T. Sanada, M. Kuno, M. Makiuchi, T. Fujii, T. Sakurai, J. Lightwave Technol. LT-7, 186 (1989); O. Wada, Optical and Quantum Electronics 20, 441 (1988); T. Iwama, T. Horimatsu, Y. Oikawa, K. Yamaguchi, M. Sasaki, T. Touge, M. Makiuchi, H. Hamaguchi, and O. Wada, J. Lightwave Technol. LT-6, 772 (1988); O. Wada, T. Sakurai, and T. Nakagami, IEEE J. Quantum Electronics QE-22, 805 (1986).
- [79.] R.F. Leheny, IEEE Circuits and Devices 5, 38 (1989).
- [80.] J.D. Crow et al., OFC '89.
- [81.] A. Suzuki, K. Kasahara, and M. Shikada, J. Lightwave Technology LT-5, 1479 (1987); A. Suzuki, T. Itoh, T. Terakado, K. Kasahara, K. Asano, Y. Inomoto, H. Ishihara, T. Torikai, S. Fujita, Electron Lett. 23, 954 (1987); T. Suzuki, S. Fujita, Y. Inomoto, T. Terakado, K. Kasahara, K. Asano, T. Torikai, T. Itoh, M. Shikada, A. Suzuki, Electron Lett. 24, 1283 (1988).
- [82.] H. Matsueda, J. Lightwave Technology, LT- 5, 1382 (1987); H. Matsueda, S. Sasaki, and M. Nakamura, J. Lightwave Technol. LT-1, 261 (1983).
- [83.] J.C. Bouley, Physics 129B, 107 (1985); F. Brillouet, A. Clei, A. Kampf, S. Biblemont, R. Azoulay, N. Duhamel, Electron Lett. 22, 1258 (1986).
- [84.] D.A.H. Spear, P.J.G. Dawe, G.R. Antell, W.S. Lee, and S.W. Bland, Electron. Lett. 25, 156 (1989).
- [85.] J. Shibata and T. Kajiwara, IEEE Spectrum, February 1989, p. 34; J. Shibata, I. Kakao, Y. Sasai, S. Kimura, N. Hase, and H. Serizawa, Appl. Phys. Lett. 45, 191 (1984).
- [86.] S.R. Forrest, Proceedings of IEEE 75, 1488, (1987).
- [87.] M.K. Kilcoyne, S. Beccue, K.D. Pedrotti, R. Asatourian, and R. Anderson, Opt. Eng. 25, 1119 (1986); M.K. Kilcoyne, D. Kasemset, R. Asatourian, and S. Beccue, SPIE 625, 127 (1986); M.E. Kim, C.S. Hong, D. Kasemset, and R.A. Milano, IEEE Electr. Device Lettrs., EDL-5, 306 (1984).

- [88.] S. Ray, et al., SPIE 703, 100 (1986); R.M. Kolbas, J. Abrokwhah, J.K. Carney, D.H. Bradshaw, B.R. Elmer, and J.R. Biard, Appl. Phys. Lett. 43, 821 (1983).
- [89.] B. Tell, A.S.H. Liao, K.F. Brown-Goebeler, T.J. Bridges, G. Burkhardt, T.Y. Chang, and N.S. Bergano, IEEE. Trans. Electron Devices, ED-32, 2319 (1985).
- [90.] I. Hayashi, Proc. IEE, 133, 237 (1986); I. Hayashi, in "Optoelectronics-Devices and Technologies", vol. 1 (Tokyo: Mita, 1986) p.1.
- [91.] H. Hamaguchi et al., 2nd Optoelectronics Conf. (Tokyo, 1988), Tech. Dig. p 194; R.S. Sussmann et al., Electron. Lett. 21, 593 (1985).
- [92.] O.Wada, Extended Abstracts, 5th European Conf. on Integrated Optics; ECIO '89 (Paris), paper 1141-01, SPIE vol 1141.
- [93.] O.Wada, A. Furuya and M. Makiuchi, IEEE Photonics Technol. Letters 1, 16 (1989).
- [94.] M. Nakamura, Oral Presentation at 1989 Hilton Head Workshop; N. Suzuki et al., Electron. Lett. 24, 467 (1989).




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9

CL Intensity vs Etch Depth and Dot Size




Figure 10




Figure 11




Figure 12




Figure 13





Figure 14

HBT Advantages

- Vertical Device
 - High density
 - Critical dimensions
- High Current Drive
 - Insensitive to fan-out
- High Transconductance
 - Low voltage swings
- Uniform Threshold
 - Determined by band gap



FET Advantages

- High Input Impedance
- Low Parasitic Capacitances
- No Stored Charge in Saturation



Figure 15




Figure 16a




Figure 16b




Figure 17




Figure 18




Figure 19




Figure 20




Figure 21




Figure 22






Structure	Cross-section
Vertical	
Graded-step	
Planar-embedded	
Planar, compatible	

Figure 23



NRZ, BER = 10^9

○ $\lambda = 1.3 \mu\text{m}$

● $\lambda = 0.8 \mu\text{m}$

Received Optical Power (dBm)

Bit Rate (Gb/s)

Legend:

- NEC 1986
- FJ
- HT
- ATT 1987-88
- NEC
- MAT
- (Heteroepi)
- ATT
- NEC
- STC
- MAT
- CNET
- OSTC
- ONEC
- Best Hybrid
- PIN/FET
- STC
- ATT
- IBM
- PLESSEY
- IBM
- FJ
- (HEMT)
- IBM
- FJ
- (Fnp-Chip)
- FJ
- GaInAs
- APD




Figure 26

III-V INTEGRATED OPTOELECTRONICS WORKSHOP

MARCH 28-30, 1989

MARINER'S INN, HILTON HEAD, SOUTH CAROLINA

Professor I. Adesida
University of Illinois
Department of Electrical Engineering
Room 31 2M-EERL
Urbana-Champaign, IL 61801
Tel: 217-244-6379
Fax: 217-244-7705

Dr. Craig Armiento
GTE Laboratories, Inc.
40 Sylvan Road
Waltham, MA 02254
Tel: 617-466-2806

Warren T. Beard
Lab for Physical Sciences
4928 College Avenue
College Park, MD 20740
Tel: 301-277-4190

Dr. Raj Bhatt
Bellcore
NVC 3X-209
331 Newman Springs Road
Red Bank, NJ 07701
Tel: 201-758-3385
Fax: 201-758-9626

Professor Pallab Bhattacharya
Department of Electrical Engineering
and Computer Sciences
University of Michigan
Ann Arbor, MI 48109-2122
Tel: 313-763-6678
Fax: 313-936-3492

Dr. J. C. Bouley
CNET
196 Ave Henri Ravera
92220 Bagneux
France
Tel: 011-33-14-529-5247
Fax: 011-33-14-529-5405

Professor John Bowers
University of California at
Santa Barbara
Department of Electrical and
Computer Engineering
Engineering 4113
Santa Barbara, CA 93106
Tel: 805-961-8447

Professor Steven R.J. Brueck
Center for High Technology Materials
EECE Building, Room 125
University of New Mexico
Albuquerque, NM 87131
Tel: 505-277-3317
Fax: 505-277-6433
E-MAIL: brueck @ imtf.unm.edu

Dr. Joe Campbell
Department of Electrical Engineering
University of Texas at Austin
Austin, TX 78712
Tel: 512-471-9669
Fax: 512-471-5532

Professor H. C. Casey, Jr.
Department of Electrical Engineering
Duke University
Durham, NC 27706
Tel: 919-684-2408
Fax: 919-684-3200

Donald Channin
David Sarnoff Research Center
CN 5300
Princeton, NJ 08543
Tel: 609-734-2383
Fax: 609-734-2565

Dr. Derek T. Cheung
Rockwell International Science Center
1049 Camino Dos Rios
Thousand Oaks, CA 91360
Tel: 805-373-4269
Fax: 805-373-4737

Professor Larry Coldren
Department of Electrical and
Computer Engineering
University of California
Santa Barbara, CA 93106
Tel: 805-961-4486
Fax: 805-961-3262

Professor J.J. Coleman
University of Illinois at Urbana-Champaign
Department of Electrical and
Computer Engineering
1406 W. Green Street
Urbana, IL 61801
Tel: 217-333-2555
Fax: 217-244-7705

Dr. Harold Craighead
National Nanofabrication Facility
Knight Laboratory M105
Cornell University
Ithaca, NY 14853
Tel: 607-255-2329
Fax: 607-255-8601

Dr. John Crow
IBM, T.J. Watson Research Center
P.O. Box 218 - Room 38-123
Yorktown Heights, NY 10598
Tel: 914-945-2624
Fax: 914-945-3688

Professor Mario Dagenais
Department of Electrical Engineering
University of Maryland
College Park, MD 20742
Tel: 301-454-2324
Fax: 301-454-1837

Professor P. Dan Dapkus
Department of Electrical Engineering
University of Southern California
502 Seaver Science Center
Los Angeles, CA 90089-0483
Tel: 213-743-7264
Fax: 213-749-3289

Professor Supriyo Datta
Electrical Engineering Department
Purdue University
West Lafayette, IN 47907
Tel: 317-494-3511
Fax: 317-494-6440

Dr. Ralph Dawson
Sandia National Lab.
Division 1144
Albuquerque, NM 87185
Tel: 505-846-3451
Fax: 505-846-2009

Al Defonzo
University of Massachusetts
C&EE Department
Amherst, MA 01003
Tel: 413-545-2374

Barney De Loach
AT&T Bell Laboratories
MH 2D-351
600 Mountain Avenue
Murray Hill, NJ 07974
Tel: 201-582-3382
Fax: 201-582-2451

Dr. M.A. Di Giuseppe
AT&T Bell Laboratories
Room 7B-428
600 Mountain Avenue
Murray Hill, NJ 07974
Tel: 201-582-3944
Fax: 201-582-6700

Dr. N.K. Dutta
AT&T Bell Laboratories
600 Mountain Avenue
Murray Hill, NJ 07974
Tel: 201-582-3813

Dr. Michael Ettenberg
David Sarnoff Research Center
CN 5300
Princeton, NJ 08543
Tel: 609-734-3149
Fax: 609-734-2565

Professor Stephen R. Forrest
Vivian Hall of Engineering, Room 610
University of Southern California
Los Angeles, CA 90089-0241
Tel: 213-743-0712
Fax: 213-749-3289

Carolyn Gee
Hughes Research Labs
3011 Malibu Canyon Road
Malibu, CA 90265
Tel: 213-317-5739
Fax: 213-317-5483

Dr. Lawrence S. Goldberg
National Science Foundation
Room 1151
1800 G. Street NW
Washington, DC 20550
Tel: 202-357-9618
Fax: 202-357-7636
(Internef)lgoldberg @ note,nsfigov

Robert Goodfellow
Plessey Research Caswell Ltd.
Allan Clark Research Center
Caswell, Towcester, Nottants
NN12 8EQ, England
Tel: 011-44-3-275-0581
Fax: 011-44-3-275-3410

William Goodhue
MIT Lincoln Laboratory
P.O. Box 73
Lexington, MA 02173
Tel: 617-981-4574
Fax: 617-862-9057

Matthew Goodman
Bellcore
445 South Street
Morristown, NJ 07960
Tel: 201-829-4461

Dr. Bob Guenther
Army Research Office
P.O. Box 12211
Research Triangle Park, NC 27709-2211
Tel: 919-549-0641
Fax: 919-549-9399

Professor T. Ken Gustafson
Department of Electrical Engineering and
Computer Sciences
University of California
183M Cory Hall
Berkeley, CA 94720
Tel: 415-642-3139
Fax: 415-643-8426

Jim Harbison
Bellcore
NVC 3X-211
331 Newman Springs Road
Red Bank, NJ 07701-7040
Tel: 201-758-3386
Fax: 201-758-9626

Chris Harder
IBM Research Laboratory
Saumerstrasse 4
CH-8803 Ruschlikon, Switzerland
Tel: 41-1-724-8339
Fax: 41-1-724-1789

L. Harriott
AT&T Bell Laboratories
Room 1C-324
600 Mountain Avenue
Murray Hill, NJ 07974
Tel: 201-582-4922
Fax: 201-582-2451

Professor Jim Harris
Solid State Laboratory
McC 208
Stanford University
Stanford, CA 94305
Tel: 415-723-9775
Fax: 415-723-4659

Dr. Al Harvey
National Science Foundation
Room 1151
1800 G. Street NW
Washington, DC 20550
Tel: 202-357-9618
Fax: 202-357-9408

M.K. Kilcoyne
Rockwell International Corporation
Science Center M/S 083-A9
1049 Camino Dos Rios
Thousand Oaks, Ca 91360
Tel: 805-373-4207
Fax: 805-373-4775

Leslie Kolodziejcki
M.I.T. - Room 13-3061
Department of Electrical Engineering & Computer Science
Cambridge, MA 02139
Tel: 617-253-6868

Randy Kubena
Hughes Research Laboratories
3011 Malibu Canyon Road
Malibu, CA 90265
Tel: 213-317-5423

Professor D.W. Langer
Department of Electrical Engineering
University of Pittsburgh
348 Benedum Engineering Hall
Pittsburgh, PA 15261
Tel: 412-624-9663
Fax: 412-624-1108

Han Le
MIT Lincoln Lab
Lexington, Ma 02173-0073
Tel: 617-276-6736
Fax: 617-276-6721

T.P. Lee
Bellcore
NVC Room 3Z-369
Red Bank, NJ 07701
Tel: 201-758-3206
Fax: 201-758-9626

Robert E. Leheny
Bellcore
NVC 3Z-379
331 Newman Springs Road
Red Bank, NJ 07701
Tel: 201-758-3203
Fax: 201-758-9626

Dr. Izuo Hayashi
Optoelectronics Technology
Research Laboratory
5-5 Tohkodai, Toyosato,
Tsukuba, Ibaraki 300-26
Japan
Tel: 011-81-029-747-4331
Fax: 011-81-029-747-4180

Dr. John R. Hayes
Bellcore
NVC 3Z-189
331 Newman Springs Road
Red Bank, NJ 07701
Tel: 201-758-2851
Fax: 201-758-9626

Dr. John Hurt
National Science Foundation
Room 410
1800 G. Street NW
Washington, DC 20550
Tel: 202-357-9789

Dr. Anis Husain
Honeywell Inc.
10701 Lyndale Ave. South
Bloomington, MN 55420
Tel: 612-8874459
Fax: 612-887-4517
MILNET: HUSAIN @ A.ISI.EDU.

Dr. Tetsuhito Ikegami
NTT Opto-Electronics Lab
Morinosato, Atsugi-shi
Kanagawa 243-01, Japan
Tel: +81-462-40-2800
Fax: +81-462-40-4323

Erich Ippen
Department of EE
MIT
Cambridge, MA 02139
Tel: 617-253-8504

Fred J. Leonberger
Photonics and Applied Physics
United Technologies Research Center
Silver Lane, MS-92
East Hartford, CT 06108
Tel: 203-727-7472
Fax: 203-727-7852

Paul F. Liao
Bellcore
P.O. Box 7040, Rm 3Z-227
331 Newman Springs Road
Red Bank, NJ 07701-7040
Tel: 201-758-3100
Fax: 201-741-2891

Professor Derek Lile
Colorado State University
Department of Electrical Engineering
Fort Collins, CO 80523
Tel: 303-491-6015
Fax: 303-491-2249

G. Livescu
AT&T Bell Laboratories
600 Mountain Avenue
Murray Hill, NJ 07974
Tel: 201-582-2715

Joseph Lorenzo
RADC-ESOP
Hanscom Field Air Force Base
MA 01731-5000

Joseph Mait
Lab Com Harry Diamond
2800 Powder Mill Road
Adelphi, MD 20783

Joseph Mathias
NSF
Room 1121
1800 G. Street N.W.
Washington, D.C. 20550
Tel: 202-357-9707

Professor David Miller
Center for Electronic Materials Processing
113 Electrical Engineering W.
Pennsylvania State University
University Park, PA 16802
Tel: 814-865-2730
Fax: 814-865-3018

Professor Hadis Morkoc
Coordinated Science Laboratory
University of Illinois
1101 West Springfield Avenue
Urbana, IL 61801
Tel: 217-333-0722
Fax: 217-244-1764

Masaru Nakamura
Electron Devices Lab
Toshiba R&D Center
1 Komukai Toshiba-cho
Kawasaki 210 Japan
Tel: 044-549-2141
Fax: 044-555-2074

Dr. John Neff
Dupont Company
Imaging System Department
Eagle Run, P.O. Box 6099
Newark, DE 19714
Tel: 302-453-4516
Fax: 302-453-4501

Dr. Donald Nicholson
RADCD/DC
Griffiss AFB, NY 13441
Tel: 315-330-4092

Dr. Kunisige Oe
Integrated Opto-Electronics Lab
NTT Opto-Electronics Labs
Morinosato, Atsugishi
Kanagawa 243-01 Japan
Tel: 81-462-40-2802
Fax: 81-462-40-4323

Dr. Krishna Pande
COMSAT Labs
22300 Comsat Drive
Clarksburg, MD 20871
Tel: 301-428-5197
Fax: 301-428-7747

Dr. M.B. Panish
AT&T Bell Laboratories
Room 1C-315
600 Mountain Avenue
Murray Hill, NJ 07974
Tel: 201-582-4613
Fax: 201-582-3901

Dr. Thomas L. Paoli
Xerox Palo Alto Research Center
3333 Coyote Hill Road
Palo Alto, CA 94304
Tel: 415-494-4174
Fax: 415-494-4105

Dr. Yoon Soo Park
Office of Naval Research
Code 1212
800 N. Quincy Street
Arlington, VA 22217-5000
Tel: 202-696-4715
Fax: 202-696-0308

Professor Pierre Petroff
Department of Electrical and
Computer Engineering
University of California Santa Barbara
Engineering I
Santa Barbara, CA 93106
Tel: 805-961-8256
Fax: 805-961-8486

Dr. Martin A. Pollack
AT&T Bell Laboratories
Crawford Hill Lab - HOH R241
Box 400
Holmdel, NJ 07733
Tel: 201-888-7233
Fax: 201-888-7013

John Pollard
US Army C-COM
Center for Night Vision EO
Ft. Belvoir, VA 22060
Tel: 703-664-5780
Fax: 703-781-7124

Dr. Sankar Ray
Boeing Electronics Company
High Technology Center
Bellevue, WA 98008
Tel: 206-865-3825
Fax: 206-865-2950

Professor Peter N. Robson
Department of Electronic and Electrical Engineering
The University of Sheffield
Mappin Street
Sheffield S1 3JD, UK
Tel: 0742-768555
Fax: 0742-726391

Dr. Dennis Rogers
IBM, T.J. Watson Research Center
P.O. Box 218
Yorktown Heights, NY 10598
Tel: 914-945-3873

Dr. Joseph Sattler
Harry Diamond Laboratories
SLCHD-CS
2800 Powder Mill Road
Adelphi, MD 20783-1197
Tel: 202-394-2002

Dr. Donald R. Scifres
Spectra Diode Laboratories, Inc.
80 Rose Orchard Way
San Jose, CA 95134-1356
Tel: 408-943-9411
Fax: 408-943-1070

Dr. Jun Shibata
Matsushita Electric Industrial Co., Ltd.
OE Lab, Semiconductor Research Center
Moriguchi, Osaka 570, Japan
Tel: 81-06-906-4921
Fax: 81-06-906-8100

Dr. George J. Simonis
LABCOM-Harry Diamond Laboratory
SLCHD-ST-AP
2800 Powder Mill Road
Adelphi, MD 20783-1197
Tel: 202-394-2042

Professor Greg Stillman
Department of Electrical and
Computer Engineering
University of Illinois
1406 West Green
Urbana, IL 61801
Tel: 217-333-8457
Fax: 217-244-7705

Dr. Dennis Stone
Laboratory for Physical Sciences
4928 College Avenue
College Park, MD 20740
Tel: 301-277-4190

Dr. Henryk Temkin
AT&T Bell Laboratories - 7A 213
600 Mountain Avenue
Murray Hill, NJ 07974
Tel: 201-582-3185
Fax: 201-582-2451

Dr. W.T. Tsang
AT&T Bell Laboratories
Room 7B - 216
600 Mountain Avenue
Murray Hill, NJ 07974
Tel: 201-582-3214
Fax: 201-582-2451

George Vella-Coleiro
AT&T Bell Laboratories
Room MH-7E-505
600 Mountain Avenue
Murray Hill, NJ 07974
Tel: 201-582-3381
Fax: 201-582-5917

Dr. Osama Wada
Fujitsu Laboratories, Ltd.
10-1 Morinosato-Wakamiya
Atsugi 243-01 Japan
Tel: 81-0462-48-3111
Fax: 81-0462-48-5193

Professor Shyh Wang
Department of Electrical Engineering
University of California
Cory Hall
Berkeley, CA 94720
Tel: 415-642-4134
Fax: 415-643-8426

Professor Peter A. Wolff
MIT - Room NW14-4121
170 Albany Street
Cambridge, MA 02139
Tel: 617-253-1557
Fax: 617-253-0807

Dr. Terrance Worchesky
Martin Marietta Labs
1450 S. Rolling Road
Baltimore, MD 21227 Tel: 301-247-0700

Dr. Andy Yang
DARPA
1400 Wilson Blvd.
Arlington, VA 22209-2308

Professor Amnon Yariv
California Institute of Technology
1201 California Avenue
Pasadena, CA 91125
Tel: 818-356-4821
Fax: 818-354-3437