Testing and Fault-Tolerant Design Techniques for Advanced Digital Architectures
Abstract
We have continued working on our new concept, topological testing, and demonstrated several applications in the area of multiprocessor testing. Topological testing uses graph theoretic optimization methods, such as the Traveling Salesman Problem, the Chinese Postman Problem, coloring, path covering and partitioning to minimize the test time. The topological testing techniques can be applied to test a system's behavior and its organization at each level of the system's hierarchy; namely, circuit, logic, register transfer, instruction and processor-memory-switch levels. Specifically, the topological testing approach was demonstrated by developing tests for the multistage interconnection network and the hypercube network. We have also developed optimal test sets for mesh networks and further increased a test coverage by including solutions for priority circuits.
Document Details
- Document Type
- Technical Report
- Publication Date
- Dec 31, 1991
- Accession Number
- ADA255013
Entities
People
- M. R. Mercer
- Miroslaw Malek
Organizations
- University of Texas at Austin