

AD-A257 960

2



# NAVAL POSTGRADUATE SCHOOL Monterey, California



DTIC  
ELECTE  
DEC 14 1992  
S c D

## THESIS

DESIGN OF MICROCONTROLLER  
SOFTWARE FOR A SATELLITE-BASED  
FERROELECTRIC CAPACITOR EXPERIMENT

by

Terry Gene Tutt

September 1992

Thesis Advisor:  
Co-Advisor:

R. Panholzer  
F. Terman

Approved for public release; distribution is unlimited

92-31290



92 12 11 010

REPORT DOCUMENTATION PAGE				Form Approved OMB No. 0704-0188	
1a REPORT SECURITY CLASSIFICATION <b>UNCLASSIFIED</b>			1b RESTRICTIVE MARKINGS		
2a SECURITY CLASSIFICATION AUTHORITY		3 DISTRIBUTION/AVAILABILITY OF REPORT <b>Approved for public release; distribution is unlimited</b>			
2b DECLASSIFICATION/DOWNGRADING SCHEDULE					
4 PERFORMING ORGANIZATION REPORT NUMBER(S)			5 MONITORING ORGANIZATION REPORT NUMBER(S)		
6a NAME OF PERFORMING ORGANIZATION <b>Naval Postgraduate School</b>		6b OFFICE SYMBOL (If applicable) <b>EC</b>	7a. NAME OF MONITORING ORGANIZATION <b>Naval Postgraduate School</b>		
6c. ADDRESS (City, State, and ZIP Code) <b>Naval Postgraduate School</b>			7b. ADDRESS (City, State, and ZIP Code) <b>Naval Postgraduate School</b>		
8a NAME OF FUNDING / SPONSORING ORGANIZATION		8b OFFICE SYMBOL (If applicable)	9 PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER		
8c. ADDRESS (City, State, and ZIP Code)			10 SOURCE OF FUNDING NUMBERS		
			PROGRAM ELEMENT NO	PROJECT NO	TASK NO
			WORK UNIT ACCESSION NO		
11 TITLE (Include Security Classification) <b>DESIGN OF MICROCONTROLLER SOFTWARE FOR A SATELLITE-BASED FERROELECTRIC CAPACITOR EXPERIMENT</b>					
12 PERSONAL AUTHOR(S)					
13a TYPE OF REPORT <b>Master's Thesis</b>		13b TIME COVERED FROM _____ TO _____		14. DATE OF REPORT (Year, Month, Day) <b>1992 September</b>	15 PAGE COUNT <b>98</b>
16 SUPPLEMENTARY NOTATION <b>The views expressed in this thesis are those of the author and do not reflect the official policy or position of the Department of Defense or the US Government.</b>					
17 COSATI CODES			18 SUBJECT TERMS (Continue on reverse if necessary and identify by block number)		
FIELD	GROUP	SUB-GROUP	microcontroller; satellite-Based Ferroelectric Capacitor; FERRO		
19 ABSTRACT (Continue on reverse if necessary and identify by block number) <b>The Naval Postgraduate School's Space Systems Academic Group is developing a satellite-based experiment to evaluate the electrical properties of ferroelectric capacitors under high levels of ionizing particle radiation. The experiment, called FERRO, is one of three experiments that comprise the APEX mission. The Apex mission is sponsored by the joint Space Test Program and will be launched in early 1993. The main processor for FERRO is an Intel 80C196KB 16-bit embedded controller that will perform all aspects of experiment control, data acquisition, and communication with the host satellite processor. The design of systems and communications software to support the experiment is presented. Functional areas addressed by the design include: microcontroller and peripheral initialization; communication between the experiment and spacecraft processors; fault detection/recovery; recovery from loss of power and development of an IBM PC based program to provide for pre-flight verification and testing of experiment hardware and software.</b>					
20 DISTRIBUTION AVAILABILITY OF ABSTRACT <input checked="" type="checkbox"/> UNCLASSIFIED/UNLIMITED <input type="checkbox"/> SAME AS RPT <input type="checkbox"/> DTIC USERS			21 ABSTRACT SECURITY CLASSIFICATION <b>UNCLASSIFIED</b>		
22a NAME OF RESPONSIBLE INDIVIDUAL <b>R. PANHOLZER/F. TERMAN</b>			22b TELEPHONE (Include Area Code) <b>408-646-2948/2178</b>	22c OFFICE SYMBOL <b>SP EC/Tz</b>	

Approved for public release; distribution is unlimited.

Design of Microcontroller  
Software for a Satellite-Based  
Ferroelectric Capacitor Experiment

by

Terry G. Tutt  
Lieutenant, United States Navy  
B.S., Oregon State University, 1987

Submitted in partial fulfillment  
of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING


from the

NAVAL POSTGRADUATE SCHOOL  
September 1992

Author:

  
Terry G. Tutt

Approved by:



R. Panholzer, Thesis Advisor



F. Terman, Co-Advisor



Michael A. Morgan, Chairman

Department of Electrical and Computer Engineering

## ABSTRACT

The Naval Postgraduate School's Space Systems Academic Group is developing a satellite-based experiment to evaluate the electrical properties of ferroelectric capacitors under high levels of ionizing particle radiation. The experiment, called FERRO, is one of three experiments that comprise the APEX mission. The Apex mission is sponsored by the joint Space Test Program and will be launched in early 1993. The main processor for FERRO is an Intel 80C196KB 16-bit embedded controller that will perform all aspects of experiment control, data acquisition, and communication with the host satellite processor. The design of systems and communications software to support the experiment is presented. Functional areas addressed by the design include: microcontroller and peripheral initialization; communication between the experiment and spacecraft processors; fault detection/recovery; recovery from loss of power; and development of an IBM PC based program to provide for pre-flight verification and testing of experiment hardware and software.

DTIC QUALITY INSPECTED 2,

Accession For	
NTIS GRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By	
Distribution/	
Availability Codes	
Dist	Avail and/or Special
A-1	

## TABLE OF CONTENTS

I. INTRODUCTION.....	1
A. PURPOSE.....	1
B. BACKGROUND.....	1
1. APEX Mission.....	1
2. Ferroelectric Devices.....	4
a. Bistable Polarization.....	4
b. Fatigue and Ageing.....	5
c. Measuring Polarization.....	7
3. The FERRO Experiment.....	10
a. Fatigue/Age Testing.....	11
b. Ageing Tests.....	12
c. Data Collection.....	13
4. Intel M80C196KB Microcontroller.....	14
a. Timers.....	16
b. High Speed Input Unit.....	17
c. High Speed Output Unit.....	18
d. Serial Port.....	19
e. A/D Converter.....	19
f. Pulse Width Modulator.....	20
g. Watchdog Timer.....	21
h. Interrupts.....	21
5. FERRO Hardware.....	23
a. Memory.....	24

b. Communication .....	24
c. Programmable Peripheral Interface .....	24
d. Ferroelectric Capacitor Input Circuit .....	25
e. Ferroelectric Capacitor Output Circuit.....	26
f. Temperature Sensors.....	27
II. SOFTWARE REQUIREMENTS .....	28
A. DESIGN GOALS .....	28
1. Reliability.....	28
2. Ease of Maintenance .....	29
3. Flexibility .....	29
4. Size and Speed.....	30
B. INITIALIZATION AND RECOVERY .....	30
C. COMMUNICATION.....	31
D. ERROR DETECTION .....	34
E. EXPERIMENT CONTROL .....	34
F. TEST/VERIFICATION.....	35
III. SOFTWARE IMPLEMENTATION.....	36
A. INITIALIZATION AND RECOVERY .....	37
B. COMMUNICATION.....	38
C. ERROR DETECTION .....	42
D. EXPERIMENT CONTROL .....	43
1. FERRO Commands.....	44
2. FERRO Experiment Events.....	48
E. TEST/VERIFICATION.....	50
IV. CONCLUSIONS AND RECOMMENDATIONS.....	52
LIST OF REFERENCES .....	55

APPENDIX A - FERRO EXPERIMENT HARDWARE SCHEMATIC.....	56
APPENDIX B - FERRO SOFTWARE SOURCE CODE .....	60
APPENDIX C - TEST/VERIFICATION SOFTWARE SOURCE CODE .....	75
INITIAL DISTRIBUTION LIST .....	89

## LIST OF TABLES

TABLE 1.	AGEING INTERVALS .....	13
TABLE 2.	80C196KB INTERRUPT PRIORITIES.....	22
TABLE 3.	FERRO COMMANDS.....	44

## LIST OF FIGURES

Figure 1.	APEX Spacecraft and Payload Layout.....	3
Figure 2.	Polarization versus Applied Electric Field .....	5
Figure 3.	Effect of Fatiguing.....	6
Figure 4.	The Sawyer-Tower Circuit .....	7
Figure 5.	Current Output for Ferroelectric Capacitor.....	9
Figure 6.	FERRO Experiment Cycle.....	11
Figure 7.	80C196KB Block Diagram.....	15
Figure 8.	High Speed Input Unit Block Diagram .....	17
Figure 9.	High Speed Output Unit Block Diagram.....	18
Figure 10.	Analog-to-Digital Converter Block Diagram.....	20
Figure 11.	Pulse Width Modulator Block Diagram .....	21
Figure 12.	FERRO Experiment Block Diagram .....	23
Figure 13.	Ferroelectric Capacitor Input Select Circuit .....	25
Figure 14.	Ferroelectric Capacitor Read Circuit.....	26
Figure 15.	FERRO Packet Structure .....	31
Figure 16.	Receive Interrupt Flow Diagram.....	39

## **I. INTRODUCTION**

### **A. PURPOSE**

The Naval Postgraduate School's Space Systems Academic Group is developing a satellite-based experiment to evaluate the electrical properties of ferroelectric capacitors in a space environment. Although ferroelectric devices have undergone radiation testing in artificial environments, actual testing in space is necessary to assure the suitability of these devices for space applications. The purpose of this thesis is to develop microcontroller software to conduct the experiment, collect data, and provide for communication between the spacecraft and experiment processors.

### **B. BACKGROUND**

#### **1. APEX Mission**

The experiment, called FERRO, is scheduled for launch aboard a joint Department of Defense (DOD) spacecraft in March 1993. FERRO is one of three independent experiments that make up the Advanced Photovoltaic and Electronics Experiment (APEX) mission. The mission is sponsored by the joint Space Test Program under the management of the U.S. Air Force.

The objective of the APEX mission is to collect data concerning the effects of a high radiation environment on selected electronic components. To meet this objective, three experiments will be placed in a

low-earth, near-polar orbit for a minimum mission life of one year and a goal of three years.

The principal experiment is the Photovoltaic Array Space Power Plus Diagnostics (PASP-PLUS) developed by the NASA/Goddard Space Flight Center. PASP-PLUS will determine the efficiency and performance limits of advanced solar cell designs under stressing space environments. Second, is the Cosmic Ray Upset Experiment (CRUX) developed by the Air Force Geophysics Laboratory. CRUX will develop data to validate and update analytical models used to determine the effects of high energy cosmic rays and trapped protons on space-borne semiconductor components. FERRO is the third and smallest of the experiments and will determine the performance of ferroelectric capacitor test devices exposed to long periods of radiation and high stressed operation.

The APEX spacecraft (Figure 1) is based on the PegaStar integrated spacecraft bus for the Pegasus launch vehicle developed by Orbital Sciences Corporation (OSC). Integration and system level testing of the bus, launch vehicle, and APEX subsystems will take place at OSC's Systems Integration Laboratory at NASA Ames-Dryden Flight Research Facility [Ref. 1].

The APEX spacecraft will be placed in a polar elliptical orbit with a target inclination of  $70^\circ$ ,  $+10^\circ/-0^\circ$  that will provide periodic exposure to the lower Van Allen radiation belt. Target parameters for initial perigee and apogee were selected to provide a  $190 \pm 10$  nmi perigee and a  $1054 \pm 100$  nmi apogee over the mission lifetime. [Ref. 1: p. 16]





Figure 1. APEX Spacecraft and Payload Layout [Ref. 1]

## 2. Ferroelectric Devices

A ferroelectric material is one that is polarized by the application of an electric field and that maintains a remanent polarization after removal of the exciting field. Early bulk or thick-film ferroelectric devices required excessive voltages to switch polarization states, but recent advances in thin-film technology have made the use of ferroelectric devices practical.


Thin-film ferroelectric capacitors have been the subject of considerable research over the past decade due to the highly desirable properties these devices exhibit with respect to memory applications. These properties include nonvolatility, radiation-hardness, low power consumption, high speed, high switching endurance, and high component density.

Ferroelectric devices have significant advantages over conventional nonvolatile semiconductor memory technology in many of these areas and this superiority makes ferroelectric memory a natural choice for space-borne and military applications as well as for more conventional commercial applications. [Ref. 2]

### *a. Bistable Polarization*

A basic characteristic of ferroelectric capacitors is the hysteretic behavior relating polarization,  $P$ , and the applied electric field,  $E$ , as shown in Figure 2 below. [Ref. 3] As the intensity of the electric field is increased, the polarization increases until saturation is reached at  $P_s$ . If the electric field is subsequently removed, a remanent polarization,  $P_r$ , remains. When the polarity of the electric field is reversed, similar characteristics but of opposite polarity are exhibited. The two zero-field values of remanent

polarization,  $\pm P_r$ , are equally stable and thus result in the ability to provide nonvolatile storage of binary information.



**Figure 2. Polarization versus Applied Electric Field [Ref. 4]**


***b. Fatigue and Ageing***

Ferroelectric devices are affected by two primary forms of functional degradation: fatigue and ageing. Standard definitions of these terms have not yet been established, so working definitions for the purpose of this discussion will be described below.

Fatigue is defined as the symmetric loss in remanent polarization that results from repeated application of electric fields [Ref. 4]. The fatiguing effect results in vertical compression of the hysteresis loop as shown in Figure 3. Periodic alternating electric fields are often intentionally

applied to ferroelectric materials to establish a measure of the material's "fatigue limit" or the point at which the performance of the device is seriously degraded.

Ageing is defined as the symmetric or asymmetric loss in remanent polarization that occurs under conditions of zero applied electric field following an initial polarization of the material [Ref. 4]. The original polarization levels may sometimes be restored by cycling the device through many polarization reversals by applying an alternating electric field [Ref. 5 ].




**Figure 3. Effect of Fatiguing [Ref. 4]**

Experiments to measure the effects of ageing usually consist of polarizing the device and waiting for a specified time before measuring the remanent polarization. Since the effects of fatiguing and ageing are

similar, tests to measure the effects of each phenomenon are usually conducted independently.

*c. Measuring Polarization*

Polarization, unlike voltage or current, cannot be measured directly. The Sawyer-Tower circuit shown in Figure 4 provides a simple method for the indirect measurement of polarization of ferroelectric capacitors [Ref. 6: p. 270, Figure 1]. The Sawyer-Tower circuit consists of an integrating or sense capacitor placed in series with the ferroelectric capacitor. The value of the sense capacitor,  $C_s$ , is normally chosen to be four to five times the capacitance of the ferroelectric capacitor.



**Figure 4. The Sawyer-Tower Circuit [Ref. 4: p. 19]**

The charge,  $q$ , on the upper plate of the sense capacitor,  $C_s$ , (Figure 4) can be calculated from

$$q = C_s V_2 \quad (1)$$

where  $C_s$  is the capacitance of the sense capacitor. Since this charge is equal and opposite to the charge on the lower plate of the ferroelectric

capacitor, the polarization,  $P$ , of the ferroelectric capacitor can be calculated from

$$P = \frac{q}{A} \quad (2)$$

where  $A$  is the cross-sectional area of the ferroelectric capacitor. Thus, by combining equations (1) and (2), the polarization of the ferroelectric capacitor can easily be determined by measuring  $V_2$ . [Ref. 4: p. 20]

Unfortunately, connecting measurement equipment to the Sawyer-Tower circuit will affect the charge distribution, thereby making the measurement invalid. This makes it impractical to determine the state of the ferroelectric capacitor statically as described above. Instead, a method involving the application of a "read pulse" to the Sawyer-Tower circuit is used. This method will be explained in detail in the discussion that follows.

Independent of their ferroelectric effects, ferroelectric capacitors have the properties of standard dielectric capacitors. When an electric field is applied to the capacitor, a charging current flows that is proportional to the dielectric constant of the material. If the polarization of the ferroelectric capacitor before applying the electric field is in the same direction as the field, only this charging current will flow.

If the ferroelectric capacitor was polarized opposite the electric field, a larger current flows that is the sum of the charging current of the capacitor and the switching current caused by reversing the polarity of the ferroelectric material. Thus the polarization state of the capacitor before application of the electric field can be determined by the amount of current flow through the capacitor when the field is applied. It should be

noted that the ferroelectric capacitor will be polarized in the direction of the applied field after the read operation. Therefore, similar to the operation of dynamic RAM, reading the state of the capacitor destroys the information stored in the capacitor. [Ref. 7: p. 213]

Figure 5 shows the current through a ferroelectric capacitor for the four possible conditions. Note that the capacitor is polarized in the negative direction before the pulse train is applied. When voltage pulse P is applied, a polarization reversal is caused resulting in a larger current pulse. Pulse U causes no polarization reversal and only the smaller charging current flows as illustrated by curve U.




Figure 5. Current Output for Ferroelectric Capacitor [Ref. 7: p. 213]

Similar results occur for the negative pulses as shown by curves N and D. If, due to fatigue or ageing, the ferroelectric capacitor is not fully polarized in a given direction, the current pulse will lie somewhere between the P and U or N and D curves.


When such pulses are applied to a Sawyer-Tower circuit arranged as previously discussed, the sense capacitor will integrate the current pulse and the voltage  $V_2$  (Figure 4) will be proportional to the area under the appropriate curve as shown in Figure 5. Thus by measuring the voltage across the sense capacitor, it is possible to determine the polarization state of the ferroelectric capacitor. A fixed reference direction (positive or negative) for all read pulses is normally chosen.

It should be noted that the Sawyer-Tower circuit is used only for reading the polarization state of the ferroelectric capacitor. The sense capacitor should be switched out of the circuit when an electric field is applied to polarize the ferroelectric capacitor in a given direction. Additionally, the sense capacitor should be in a fully discharged state before being connected to the ferroelectric capacitor. Both requirements are easily met by simply grounding the sense node when polarizing or writing to the ferroelectric capacitor, and removing the ground when reading.

### **3. The FERRO Experiment**

The objective of the FERRO experiment is to measure the fatigue and ageing response of integrated ferroelectric capacitors as they experience high levels of ionizing particle radiation. FERRO contains a total of 32 ferroelectric capacitors divided into four groups of eight referred to as devices under test (DUTs). Two DUTs will serve as the test group. They

will be located outside the shielding of the housing subsystem and receive the maximum radiation dose possible. The other two DUTs will serve as the control group and reside inside the shielding of the housing subsystem. Each group is further subdivided so that one DUT will undergo both fatigue and ageing tests, while the other DUT will go through only the ageing tests. The experiment is executed in 21-day cycles as shown in Figure 6. The cycles will be repeated until the end of the experiment.



**Figure 6. FERRO Experiment Cycle**

***a. Fatigue/Age Testing***

One DUT from each of the control and test groups will undergo a combination of fatigue and age testing. Three identical seven-day subcycles of fatigue/age tests will occur each experiment cycle. During the fatigue phase of testing, a 5 kHz, 10 volt peak to peak bipolar squarewave

will be applied to the DUTs with the sense capacitor of the Sawyer-Tower circuit switched out (sense node grounded).

The fatigue phase will continue for six days with a short pause every 24 hours to polarize and then sample the remanent polarization of each ferroelectric capacitor using the Sawyer-Tower circuit. Two data points will be collected for each capacitor. First, a negative pulse is used to write to the ferroelectric capacitor, followed by a read using a positive pulse. This data point will provide a measure of the negative remanent polarization. Using opposite polarities for the read and write pulses ensures that polarization reversal will occur during the read process. For the second data point, the polarity of the read and write pulses are reversed to provide a measure of the positive remanent polarization.

On the seventh day of each fatigue/age subcycle, the DUTs will undergo ageing tests that are identical to the ageing tests for the ageing DUTs described below, but limited to 24 hours in duration. The 24-hour period of ageing tests will allow for tests using the first 23 time intervals of Table 1 to be completed.

***b. Ageing Tests***

The other DUT in each of the control and test groups will undergo only ageing tests for the 21-day experiment cycle. Each ageing test will consist of writing to the ferroelectric capacitors and waiting a specified ageing time before reading the capacitors. The read and write pulses will be of opposite polarity, as in the fatigue testing, and the polarities will be reversed each experiment cycle. The ageing intervals for the 30 ageing tests done each experiment cycle are shown in table 1.

The cumulative time to complete all 30 ageing tests is approximately 20 days, 7 hours, but the ageing test cycle was rounded to 21 days to keep the fatigue/ageing and ageing test cycles in synchronization. This also allows the test events to occur at fixed times in relation to the 24-hour clock.

**TABLE 1. AGEING INTERVALS (seconds)**

1	2	3	4	5
10	20	30	40	50
100	200	300	400	500
1,000	2,000	3,000	4,000	5,000
10,000	20,000	30,000	40,000	50,000
100,000	200,000	300,000	400,000	500,000

*c. Data Collection*

Each fatigue or ageing measurement will be an analog voltage that must be converted and stored in binary format. In addition to the ferroelectric capacitor measurements, internal and external temperature will be measured and recorded regularly. This data, along with other experiment status information will be uploaded to the APEX processor periodically. The APEX processor will collect data from all three experiments and relay the data to earth. Radiation dosimetry data will be provided along with the FERRO experiment data.

#### **4. Intel M80C196KB Microcontroller**

The M80C196KB 16-bit microcontroller was chosen as the processor for the FERRO experiment. Details of the selection process are discussed in Reference 8. The M80C196KB is a highly integrated single chip device that incorporates many commonly used peripherals. The processor is a member of the CHMOS branch of the MCS-96 family and shares a common architecture and instruction set with other members in the family such as the 8096. The CHMOS devices have enhancements to provide higher performance at lower power consumption than the other devices in the family.

A radiation-hard version of the processor is not available. While there is no data concerning radiation tolerance or single-event-upset rate for the chip, the fabrication process used by Intel for their military products has been shown to exhibit high total dose thresholds [Ref. 8: p. 59].

A simplified block diagram of the M80C196KB is shown in Figure 7. The CPU has a register-register architecture and most operations can be quickly performed from or to any register. A 256-byte register space includes a 232-byte general-purpose register file that can be accessed as bytes, words (16 bits), or double-words (32 bits). Control of on-chip peripherals is accomplished through Special Function Registers (SFRs), which make up the balance of the register space.

On-chip peripherals include a full duplex serial port, an A/D converter, a pulse-width-modulator, up to 48 I/O lines (depending upon which peripherals are used), a high-speed I/O subsystem, two timers, and a watchdog timer.




Figure 7. 80C196KB Block Diagram [Ref. 9: p. 4-1]

The 80C196KB has an addressable memory space of 64 Kbytes. The 256 bytes from 0000H through 00FFH are used for the SFRs and register file, while the locations between 2000H and 2080H are reserved for interrupt vectors and a chip configuration byte. A pin that is asserted on instruction fetches is provided to allow decoding of more than 64 Kbytes of addressing space. If used, this signal will allow for 64 Kbytes of code space and 64 Kbytes of data space.

The 80C196KB can be runtime configured to operate with either a 16-bit or 8-bit data bus. For 16-bit bus cycles, Ports 3 and 4 contain the address multiplexed with data. For 8-bit bus cycles, Port 3 is multiplexed with address and data, while Port 4 contains only the most significant byte of address. The bus width can be changed every bus cycle. Several modes of bus control are available to match a wide variety of external peripherals. This versatility reduces the external interface circuitry required. Additionally, the 80C196KB supports a bus exchange protocol to allow other devices to gain and return control of the bus.

*a. Timers*


Two 16-bit timers are available on the 80C196KB. Timer1 is a free-running timer that is incremented every eight state times (sixteen system clock periods). Timer1 may be used as a reference for both the HSI and HSO units. An interrupt can be generated when the timer overflows.

Timer2 counts both positive and negative transitions on its selected input. It can be configured as either an up counter or down counter. Timer2 can be reset by hardware, software, or the HSO unit. Either Timer1 or Timer2 may be used as a reference for the HSO unit. The

maximum transition speed is once per state time in Fast Increment mode and once every eight states otherwise. The value of Timer2 may be captured into a designated register by a rising edge on an external pin. An interrupt can be generated by the capture operation. Interrupts can also be generated by crossing either the 0FFFFH/0000H boundary or the 7FFFH/8000H boundary in either direction.

**b. High Speed Input Unit**


The High Speed Input (HSI) unit, shown in Figure 8, can capture the Timer1 value when an event occurs on one of four input pins. Four types of events may be specified: rising edge, falling edge, rising or falling edge, or every eighth rising edge. A FIFO and holding register allow up to eight events to be recorded before they must be read. The HSI unit can generate interrupts in three ways: when a value moves into the holding register (i.e. data is available), when four events have been recorded, or when six events have been recorded.



**Figure 8. High Speed Input Unit Block Diagram [Ref. 9]**

*c. High Speed Output Unit*

The High Speed Output (HSO) unit can schedule and generate events at specified times based on Timer1 or Timer2. A block diagram of the HSO is shown in Figure 9. These events can be scheduled to occur once, or to be recurrent, with minimal CPU overhead. Up to eight pending events can be scheduled and stored in a Content Addressable Memory (CAM). One CAM register is compared with the timer values each state time.



**Figure 9. High Speed Output Unit Block Diagram [Ref. 9]**

One CAM register is checked each state time to determine if an event should be initiated. The minimum time resolution of the HSO is eight state times since all eight CAM registers must be checked. Events that may be scheduled include: starting an A/D conversion, resetting Timer2, setting four software timers, and switching six output lines. Interrupts can be generated by any of these events.

*d. Serial Port*

The 80C196KB provides an onboard serial port with one synchronous mode and three full duplex asynchronous modes. Two of the asynchronous modes are designed for interprocessor communications. Double buffering is provided for both the transmitter and receiver. Baud rates are generated with an independent 15-bit counter based on either the system clock or the Timer2 clock.

The serial port may generate one of three maskable interrupts: *Transmit Interrupt (TI)*, *Receive Interrupt (RI)*, or *SERIAL*. A *SERIAL* interrupt is generated on both transmit and receive cycles, while *TI* and *RI* are generated on transmit and receive respectively.

*e. A/D Converter*

The 80C196KB's built-in A/D converter is shown in Figure 10. It consists of an 8-channel multiplexer, a sample-and-hold circuit, and a 10-bit successive approximation analog-to-digital converter.

Any one of the eight analog input pins (shared with Port 0) can be sampled under the control of the A/D Command register. Additionally, the conversion process can be scheduled using the High Speed Output (HSO) unit. The result is a 10-bit binary representation of the ratio of the analog input voltage divided by the analog reference voltage,  $V_{REF}$ .

The conversion process can take either 91 or 158 state times depending upon whether a prescaler bit is used. The prescaler is necessary if higher clock speeds are used, to allow time for the comparator to settle during the conversion. An interrupt can be generated upon completion of the conversion process.





Figure 10. Analog-to-Digital Converter Block Diagram [Ref. 9]

*f. Pulse Width Modulator*

The Pulse Width Modulator (PWM) generates a variable duty cycle pulse that repeats every 256 or 512 state times depending upon whether a pre-scaler (divide by 2) is enabled. A block diagram of the PWM circuit is shown in Figure 11. An 8-bit counter is incremented every state time. When the counter overflows, the output is set high, when it matches the PWM register, the output is set low. The duty cycle of the output waveform is determined by the value in the PWM register. Applications for the PWM include generating motor drive control signals and performing digital-to-analog conversion.



**Figure 11. Pulse Width Modulator Block Diagram [Ref. 9]**

***g. Watchdog Timer***

The Watchdog Timer allows for graceful recovery from a software fault. When enabled, the watchdog will initiate a hardware reset unless the timer is cleared by software before it overflows. The 16-bit timer is incremented every state time; thus the programmer must ensure that under normal operation, the watchdog timer is cleared at intervals not to exceed 64K state times.

***h. Interrupts***

The 80C196KB microprocessor has 28 sources of interrupts mapped onto 18 vectors. Table 2 shows the interrupts and their priorities with 15 being the highest priority and 0 the lowest. The interrupts are individually maskable with the exception of the Nonmaskable interrupt, the Unimplemented Opcode interrupt and the Trap interrupt. Interrupts may be

globally enabled or disabled by changing a flag in the Program Status Word. Several instructions are provided to control the state of this flag.

**TABLE 2. 80C196KB INTERRUPT PRIORITIES [Ref. 8]**

<b>Interrupt Number</b>	<b>Source</b>	<b>Priority</b>
INT 15	NMI	15
INT 14	HSI FIFO Full	14
INT 13	EXTINT1	13
INT 12	TIMER2 Overflow	12
INT 11	TIMER2 Capture	11
INT 10	4th Entry into HSI FIFO	10
INT 09	RI	9
INT 08	TI	8
SPECIAL	Unimplemented Opcode	N/A
SPECIAL	Trap	N/A
INT 07	EXTINT	7
INT 06	Serial Port	6
INT 05	Software Timer	5
INT 04	HSI Pin 0	4
INT 03	HSO Output Pins	3
INT 02	HSI Data Available	2
INT 01	A/D Conversion Complete	1
INT 00	Timer Overflow	0

When an interrupt is detected, the corresponding bit is set in one of two interrupt pending registers. Interrupts are processed after the instruction that is currently executing is completed (instructions are indivisible). If the interrupt signal does not occur prior to four state times before the end of the instruction, the interrupt will not be processed until

after the following instruction. The maximum interrupt latency, based on the longest instruction, is 61 state times. When the interrupt vector is taken, the appropriate bit is cleared in the interrupt pending register.

## 5. FERRO Hardware

The basic design for the FERRO experiment hardware is presented in Reference 8. Several changes have been made to the initial design and the updated schematic diagram is included as Appendix A. The major components of FERRO include the 80C196KB microcontroller, a Programmable Peripheral Interface, static Random Access Memory (RAM), Read Only Memory (ROM), temperature sensors, analog drivers, analog switches and multiplexers, and the ferroelectric capacitors (DUTs). Figure 12 is a block diagram that shows the relationship between the major components.




Figure 12. FERRO Experiment Block Diagram

*a. Memory*

The microcontroller memory consists of 32 Kbytes of ROM and 8 Kbytes of static RAM. The ROM is used for program storage, while the RAM is used as a scratchpad and for temporary storage of status and experimental data. The ROM is mapped to the lower half of the memory space. A radiation-tolerant 32-Kbyte ROM chip was chosen for the experiment. The system RAM consists of a radiation hard silicon-on-sapphire 8-Kbyte static RAM chip. The chip select logic was modified from the original design to provide for more flexibility in adding memory devices. Up to four 8 Kbyte memory devices are allowed for above program memory.

*b. Communication*

The FERRO experiment will communicate with the APEX spacecraft processor using the 80C196KB serial port. A packet switching protocol will be used for APEX to send commands to FERRO and for FERRO to send status and experiment data to the spacecraft processor. The EIA RS-422 two-way differential hardware interface is used with no hardware handshake lines implemented.


*c. Programmable Peripheral Interface*

The Programmable Peripheral Interface (PPI) is used to extend the number of output pins available to control the analog switching and multiplexing circuitry. A radiation-hard version of the 82C55A is used which provides three 8-bit ports. The original design called for the input to the PPI to be provided from Port 1 on the 80C196KB. This would have required interface control signals to be generated by the microcontroller under software control. A memory-mapped interface to the PPI was chosen

instead. The memory-mapped interface requires memory decode logic to generate the chip select, but has no software overhead.

*d. Ferroelectric Capacitor Input Circuit*


The PWM and HSO circuits on the microcontroller generate pulses to fatigue, read, and write the ferroelectric capacitors. A block diagram illustrating the select circuitry for one of the four DUTs is shown below in Figure 13. Analog drivers provide isolation and provide for both positive and negative pulses. The PWM generates a continuous train of pulses for fatiguing. Switches are provided to either apply the fatigue pulses to the ferroelectric capacitors or to ground the input of the capacitors. Read and write pulses are generated by the HSO. Analog switches select the output of either noninverting or inverting amplifiers to apply positive or negative pulses. Fatigue pulses are applied to DUTs 1 and 2 only, while read and write pulses are applied to all four DUTs.



**Figure 13. Ferroelectric Capacitor Input Select Circuit**

e. *Ferroelectric Capacitor Output Circuit*

The analog voltage output from the individual Sawyer-Tower circuits associated with each ferroelectric capacitor is applied through a series of analog multiplexers to the analog-to-digital converter on the 80C196KB. Figure 14 below shows a block diagram of the output circuit for a typical DUT.



**Figure 14. Ferroelectric Capacitor Read Circuit**

When enabled during a read operation, the Sawyer-Tower Select switches will remove the ground from the bottom of the ferroelectric capacitors and switch in the sense capacitors. When not enabled, the switches ground the bottom of the ferroelectric capacitors. In addition, the sense capacitors are removed from the circuit and discharged. The eight Sawyer-Tower circuits for each DUT are operated as a unit.

The outputs of the Sawyer-Tower circuits are applied to eight 4:1 analog multiplexers that select output signals from the proper DUT. An 8:1 analog multiplexer then selects the desired channel from the eight available inputs. It should be noted that only one channel of the analog-to-digital converter is needed to measure any of the 32 ferroelectric capacitors.

The analog-to-digital converter on the 80C196KB can convert only positive input voltages. Since the output from the selected Sawyer-Tower circuit will be negative for negative read pulses, an inverting operational amplifier is switched in for these conversions. A noninverting buffer amplifier is selected for positive voltages.

*f. Temperature Sensors*

Four temperature sensing circuits are provided to monitor the ambient temperature of the DUTs during the experiment. Two thermistors are mounted adjacent to the external DUTs and two are mounted adjacent to the internal DUTs. Changes in the thermistor's resistance are sensed by an operational amplifier circuit that produces an output voltage proportional to the temperature of the thermistor. The circuits sense temperatures over a range of  $-40^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  with an accuracy of  $\pm 1^{\circ}\text{C}$ . The output of the sensing circuit is applied through a buffer amplifier to the analog-to-digital converter on the 80C196KB. Each of the four sensing circuits have a dedicated channel on the analog-to-digital converter.

## **II. SOFTWARE REQUIREMENTS**

### **A. DESIGN GOALS**

The Intel 80C196KB microcontroller will perform all aspects of experiment control, data acquisition, and communication with the host satellite processor. The design of the FERRO system and experiment software should not only meet the specifications of the experiment; it should maximize the probability of the successful conduct of the experiment given the hardware design. To meet this overall objective, the following design goals for the FERRO software have been established in order of precedence: reliability, ease of maintenance, flexibility, small size, and speed.

#### **1. Reliability**

Since the experiment will be conducted in space, reliability of the software is of primary importance. It should be thoroughly tested and error-free before the experiment is delivered for spacecraft integration. Critical regions where interrupts could result in nondeterministic program behavior should be identified and accounted for. A conservative approach should be taken with respect to hardware timing constraints wherever possible.

In addition to the reliability of the software itself, the reliability of the hardware components should be considered in the software design. Since the APEX spacecraft will be in a high-radiation orbit, the possibility of single-event-upsets (SEU) and hard faults must be considered and allowed for within the constraints of the selected hardware. The design of the

software should provide for fault detection and recovery and should allow for redundancy where possible. Cost and availability have limited the use of radiation-hard components, so the radiation-hard components that were chosen should be used for permanent storage or backup of data.

## **2. Ease of Maintenance**

Both during the development cycle and after completion, it is important that the software be easy to maintain. The software design should allow for changes to be integrated efficiently and without introducing error. The software should be easily understood by follow-on programmers and engineers.

To meet this goal, the design of the software should be kept simple and straightforward. Modular design and structured programming concepts should be used extensively. A high-level language should be used wherever possible. Documentation of the program should be thorough, clear, and concise. Constants and variables with descriptive names should be used to make the code easier to read and understand. Future expansion and changes in specifications and hardware should be anticipated and allowed for in the design where practical.

## **3. Flexibility**

The software should give the ground crew as much flexibility as possible in controlling the experiment. The more options available to the ground crew, the more likely they will be able to adjust to the demands of unforeseen events and changes that may occur during the conduct of the experiment. The extent of the flexibility provided may ultimately be limited

by the hardware design, but this concept should be kept in mind throughout the design of the software.

#### **4. Size and Speed**

Size and speed are not overriding considerations in the software design for this experiment, but these attributes will be optimized when doing so does not compromise the other design goals. While this may not provide direct advantages, keeping the code small and fast may give rise to side benefits such as allowing for redundant code or a more flexible command structure.

### **B. INITIALIZATION AND RECOVERY**

The FERRO software is responsible for initializing and configuring the 80C196KB microcontroller and the onboard peripherals when the experiment is powered on. Externally, the 8255 Programmable Peripheral Interface must be initialized and the analog switches and multiplexers must be set to apply ground to the ferroelectric capacitors. Once initialized the program will stand by for commands from the spacecraft processor to start the experiment.

Since the FERRO experiment is considered a noncritical load on the APEX spacecraft, it is possible that the experiment may be shut down for periods to conserve power. In this event, orderly shutdown and recovery procedures must be provided to allow the experiment to continue when power can be restored. Experiment state information and any data that has been collected should be sent to the spacecraft processor.

In the event of an unforeseen loss of power or in the case of a soft fault causing the watchdog timer to time out, the software should recover gracefully and wait for further commands.

### C. COMMUNICATION

The FERRO experiment will communicate with the APEX spacecraft processor using the OX.25 packet-switching protocol. The data will be transmitted as asynchronous bytes at a data rate of 9600 bits per second with one start bit, one stop bit, eight data bits and no parity. OX.25 is based on the Motorola X.25 protocol and is fully described in Reference 10. Figure 15. below shows the packet structure.



**Figure 15. FERRO Packet Structure**

The flag is a single byte, 07EH, that signifies the start of the packet. If a flag character occurs as data within the packet, an extra flag character will be inserted into the data stream as the packet is transmitted to serve as an escape sequence. When the packet is received, the extra flag character must be removed. Any single flag received in the packet following the first byte is an error and the packet must be ignored.

Multi-byte integers can be stored by computer systems in two ways. The values may be stored with the most significant byte (MSB) first (at a lower address) with the remaining bytes following in order of significance. This is referred to as big endian format. Another format, called little endian, stores the bytes in reverse order with the least significant byte first. In both cases the address of the first byte is used to refer to the value.

Microprocessors normally use one of these formats. Values must be stored in the specified format to be operated on correctly by the processor. Values can be converted between the two formats by simply reversing the order of the bytes.

The two-byte size field specifies the length of the data field. The field is stored using big endian format. The source and destination fields are two-byte codes specifying the source and destination addresses of the packet. If FERRO receives a packet with an address that does not match the FERRO address, the packet must be ignored. All packets sent by FERRO will have the APEX spacecraft address specified in the destination field.

Only two bits of the two-byte control field are implemented for this experiment. The ACK request bit (bit 3) is set to request an acknowledgment packet in response to the command. The ACK response bit (bit 2) is set in the packet sent in response. All commands sent by the spacecraft processor will have the ACK request bit set and thus will require a response.

The two-byte checksum field is used to detect errors that could occur during transmission. The checksum encoding and decoding algorithm is specified in Reference 10 and is presented below.

**Assume:**

Len is the length of the packet.

P is an array of length Len with elements numbered from 0..Len-1.

C0 and C1 are one-byte checksum accumulators.

**Encoding Algorithm:**

```
Initialize:
  P[Len-1] = P[Len-2] = 0;
  C0 = C1 = 0;
Compute:
  for i := 0 to Len -1 do
    C0 := C0 + P[i];
    C1 := C0 + C1;
Store results:
  P[Len-2] := C0 - C1;
  P[Len-1] := C1 - 2xC0
```

**Decoding Algorithm:**

```
Compute:
  for i := 0 to Len -1 do
    C0 := C0 + P[i];
    C1 := C0 + C1;
Result:
  Checksum is valid if both
  C0 and C1 are zero.
```

If an invalid checksum is received, the packet will be ignored.

The spacecraft processor will initiate all communication in the form of commands to the FERRO processor. Commands will all have a four-byte data field with the first byte containing a code specifying the command. The remaining three bytes can contain supplementary data with any unused bytes set to zero. FERRO will respond either with a packet containing the requested data or with an acknowledgment packet.

If the spacecraft processor does not receive a valid packet in response to a command, the command will be reissued. Transmission of the response packet must be completed within two seconds after FERRO receives the command or the spacecraft processor will assume the command will not be acknowledged.

#### **D. ERROR DETECTION**

The FERRO experiment will be required to operate in a harsh environment over a long period. Use of the watchdog timer for detecting catastrophic errors will prevent the microcontroller from being locked in an infinite loop. In addition, methods for detecting more subtle errors are necessary to ensure the integrity of the data gathered. Both the program, firmware and the experiment data buffers should be checked for errors periodically. In the case of a soft fault, recovery can be initiated and the experiment can continue. In the case of a hard fault, recovery may not be possible.

#### **E. EXPERIMENT CONTROL**

The experiment will be conducted under software control as modified by commands issued either from the ground or automatically by the spacecraft processor. The software will initiate and control the fatigue and ageing cycles of the experiment as defined in Table 1 and Figure 6. Ferroelectric capacitor, temperature and status data will be collected at appropriate times and sent to the spacecraft processor when commanded. The spacecraft processor will temporarily store the data and periodically downlink the data from all three experiments to the ground station.

A real-time experiment clock will be maintained to act as a reference for experiment events and to time-tag data. The experiment clock will be referenced to the spacecraft universal time and will be synchronized to universal time periodically.

## **F. TEST/VERIFICATION**

A system to simulate the spacecraft processor will be required for testing during software development and for verifying the functional operation of the experiment at delivery. The system must be able to transmit all commands that can be issued by the spacecraft. It must also receive the responses from the experiment hardware. The responses will be displayed and evaluated for accuracy. The system should allow a permanent log of the testing to be saved for later analysis.

### **III. SOFTWARE IMPLEMENTATION**

The Intel iC-96 C compiler was chosen for development of the FERRO software. The compiler provides for easy and direct manipulation of the microcontroller's SFRs while maintaining the advantages of a high level language. A number of pragmas, or directives to the compiler, are available to give the programmer precise control over the resources offered by the 80C196KB microcontroller. The compiler also supports in-line assembly language for use where speed is essential. Reference 11 gives a complete description of the compiler and relocatable linker.

An IBM PC based development system with an 80C196 emulator was used for testing and debugging during software development. The emulator is discussed in Reference 12. A pod that plugged into the processor socket on the experiment prototype board allowed the emulator to interface with peripherals as they were added to the board. The system provides for emulation of both ROM and RAM. Features of the system include software breakpoints, single and multiple step operation, and easy access to SFRs and memory.

Almost all variables are stored in RAM in order to take advantage of the radiation-hard component used. Only variables used in operations where time is a consideration are stored in registers. A compiler pragma is used to disable the storage of variables in registers except when explicitly declared. The source code for the FERRO experiment is included as Appendix B. The source was divided into several files by functional area for organizational purposes and to allow for changes to the code to be made

without recompiling the entire program. A make utility was used to aid in the compiling and linking of the source files.

#### **A. INITIALIZATION AND RECOVERY**

Initialization routines for the microcontroller and programmable peripheral interface are called immediately after the experiment is powered up. The 8255 is set to provide three 8-bit output ports for analog switching and multiplexer control. Initial values are sent to the ports to ground the ferroelectric capacitors.

A compiler pragma statement sets the Chip Configuration Byte (CCB). The CCB is loaded into the Chip Configuration Register whenever the 80C196KB is reset and on power up. For FERRO, the CCB is set for an 8-bit bus width and to use the Address Valid Strobe bus control signals. These settings were chosen to be compatible with peripherals used.

The serial port is initialized to provide asynchronous communications at 9600 bits per second. The baud rate is based on the system clock of 4.9152 MHz. The value for the baud register can be calculated from the formula shown in equation (3).

$$\text{Baud Register} = \frac{\text{System Clock}}{\text{Baud Rate} \times 16} - 1 \quad (3)$$

The most significant bit of the 16-bit baud register must be set to select the system clock as the reference. Substituting values into equation (3) and setting the MSB yields a value of 801FH. The value must be loaded into the baud register as two sequential bytes, with the low byte loaded first. This method is obscurely described in one sentence of Reference 9

and was discovered only after several hours of frustration. Once the serial port is initialized, the receive (RI) interrupt is unmasked and interrupts are enabled.

The HSO Software Timer 0 is set to initiate an interrupt every 0.125 seconds. The interrupts are used to update the real-time clock for the experiment. Timer 2 is the reference for the HSO commands that implement the real-time clock and an HSO command is used to reset the timer each time the interrupt is generated. These commands are all locked in the HSO CAM to produce the desired periodic interrupts without further processor overhead.

The Timer 2 Clock input is derived from the CLKOUT pin of the 80C196KB. The CLKOUT pin supplies a 50% duty cycle clock signal at one-half the system clock frequency. This signal is applied to a 4-bit counter (see Appendix A) that is used to divide the frequency by 16. The resulting frequency provides one transition every eight state times which is the maximum clock frequency that should be used as a reference for the HSO.

Once initialization is complete, a wait loop is executed until the first command is received from the spacecraft. The watchdog timer is enabled and is reset each time the wait loop is executed.

## **B. COMMUNICATION**

Packets carrying commands from the spacecraft processor will be processed by an interrupt driven routine. A flow diagram describing the algorithm to receive and validate the packet is shown in Figure 16.




Figure 16. Receive Interrupt Flow Diagram

When the serial port receives a byte, the RI interrupt flag is set and control is transferred to the receive interrupt service routine. For all interrupt routines, the compiler generates code that disables interrupts and pushes the PSW and interrupt mask registers on the stack. The interrupts are globally disabled and the interrupt mask registers are cleared. The programmer must explicitly re-enable interrupts if they are to be serviced during the interrupt routine. Interrupts are enabled upon exiting the interrupt routine when the PSW and mask registers are restored.

The only interrupt, besides the receive interrupt, that the FERRO software uses is the software timer that updates the real-time clock. A decision was made not to enable interrupts during the receive interrupt processing due to the short time (approximately 0.2 msec average, 1 msec worst case) spent in the receive interrupt routine.

Each call of the interrupt handler will process one byte of the packet. The serial port status register is checked each time for stop bit and overrun errors. The packet is immediately discarded if any error is indicated. Once the packet is discarded, the spacecraft processor must retransmit the entire packet. If no error is detected, the byte is retrieved from the serial buffer for further processing.

The packet is assembled in a memory buffer as the individual bytes are received. An index is used to point to the next buffer location to be used. The index also indicates the position within the packet of the byte being processed.

When the index is zero, indicating the start of the packet, the routine ignores any character other than a flag character. Once the flag is received,

it is stored in the buffer and the index is incremented. Flag characters occurring after the first byte must be processed to determine if they are part of a valid escape sequence. The escape sequence consists of two consecutive flag characters and is used to indicate the occurrence of a flag character within the body of a packet.

A boolean variable, *State*, is used to detect the occurrence of an escape sequence. *State* is initialized to false. When a flag character is received in the body of a packet, *State* is set to true and the routine ends, awaiting the reception of the next byte. If the next byte is a flag, *State* is again inverted; a valid escape sequence has been detected and a single flag character is entered into the buffer.

Receiving a character other than a flag when *State* is true indicates that a single flag has been encountered. When this occurs, it is assumed that the flag marks the start of a new packet. Any previously received data is discarded with the exception of the last two bytes: the flag and the byte that was just received. Since the byte just received is the second byte of the new packet, the index is set to point to the second location of the packet buffer and the byte is stored.

When the second and third bytes of the packet have been received, the length of the packet can be calculated. As mentioned previously, the size field is stored in big endian format and thus must be converted to little endian format to be used by the 80C196KB processor. The overhead length, consisting of the sum of the header and checksum lengths, is added to the converted data field length to yield the total length of the packet.

This value is used to detect when the last byte of the packet has been received. Once the entire packet has been received, the destination field is checked to ensure that it matches FERRO's address and the checksum is validated. The packet is discarded if either check fails. If the packet is valid, the command byte (i.e., the first byte of the data field) is placed in the command list to be processed. The command list is a circular queue with space for up to three pending commands.

Acknowledgment and data packets are transmitted to the spacecraft processor using a simple busy-wait loop that waits for the transmit-buffer-empty bit to be set in the serial port status register. If a flag character occurs within the body of the packet, a second flag is inserted in the data stream to indicate an escape sequence. The double-buffering feature of the serial port transmitter is used to transmit the second flag. The watchdog timer is reset after each byte is transmitted to ensure the timer does not overflow when long packets are transmitted.

### **C. ERROR DETECTION**

The watchdog timer can detect catastrophic errors that cause a deviation from the normal program flow. During normal program operation, the software will reset the watchdog timer at intervals that will prevent the timer from overflowing. Any error that affects the program flow in a manner that prevents the reset from occurring within the normal timeframe will result in a reset of the 80C196KB microcontroller.

After the processor is reset, the initialization phase will be conducted and the experiment will have to be restarted by a command from the ground

crew. If the error is not permanent in nature (i.e., due to a single-event-upset), the experiment can carry on with only a minor loss of data. A permanent fault may result in the same watchdog failure thereby precluding the continuation of the experiment.

Errors that occur during communication are detected with the two-byte checksum as specified in the OX.25 protocol. The checksum routines can also be used to detect errors that may occur during data collection. This feature was not ready in time to be integrated into the software for the experiment, but the method will be described here.

A checksum of the data buffer is calculated and stored each time data is collected. Just prior to the next data collection event the checksum validation routine is called to ensure that the data in the buffer remains unchanged. If an error is detected, a flag is set and a time tag stored so that the data in question can be identified. Another option would have been to discard the questionable data by clearing the buffer, but keeping the data and allowing the decision to be made on the ground provides for more flexibility.

#### **D. EXPERIMENT CONTROL**

Once FERRO has started, the experiment will be conducted according to a preset schedule. Scheduled events will be initiated by the experiment control routines at specified times. FERRO's real-time clock will be the reference for all scheduled events.

Overall control of the experiment will be accomplished by commands issued either by personnel on the ground or automatically by the spacecraft

processor. These commands will control the initiation and shutdown of the experiment, the downloading of experiment and status data from FERRO to the spacecraft processor, and will allow for limited testing of the FERRO hardware and software without signals being applied to the ferroelectric capacitors. Table 3 shows the FERRO commands.

**TABLE 3. FERRO COMMANDS [Ref. 1]**

Command	Byte 1	Byte 2	Byte 3	Byte 4	Source
Data Dump	010H	*	*	*	Spacecraft
End Test Mode	020H	*	*	*	Ground
Initialize	030H	*	*	*	Ground
Restart	040H	Cycle	Cycle Day	*	Ground
Shutdown	050H	*	*	*	Ground
SOH	070H	*	*	*	Spacecraft
Test Mode	090H	*	*	*	Ground
UTime	0A0H	*	*	*	Ground/ Spacecraft
1st Parameter	0F0H	MSB Time Tag	2nd Byte Time Tag	*	Ground/ Spacecraft
2nd Parameter	0F0H	3rd Byte Time Tag	LSB Time Tag	*	Ground/ Spacecraft

\* Indicates that FERRO will ignore these bytes.

### 1. FERRO Commands

The Initialize command is used to start the experiment and should be issued only once during the conduct of the experiment. An acknowledge packet is sent to the spacecraft processor and the command is removed from the command list. The *Cycle* and *Cycleday* variables are initialized to one and zero respectively. *Cycle* counts the number of 21-day experiment cycles conducted; *Cycleday* indicates the day within the cycle. Setting

*Cycle* to zero allows the first day of the cycle to begin at midnight of the day the Initialize command is sent.

The Initialize command must be followed immediately by a Utime command to set the real-time clock. Utime is really a sequence of three packets: the first specifies the Utime command, while two parameter packets are used to carry the time from the spacecraft. The time-tag value is defined as the number of seconds since January 1, 1980. The 32-bit value is sent in big endian format and thus must be converted. Only the number of seconds elapsed during the current day is needed by the experiment, so the excess is stripped using the modulus operation. The resulting value is used to set the real-time clock.

The real-time clock is implemented as a double-word (32-bit) variable that is incremented each second. The clock value indicates the number of seconds that have elapsed for the current day. Software Timer 0 is used to update the clock. Since the interrupt for this timer occurs at 0.125 second intervals, a bit is shifted through a register to count eight interrupts before incrementing the clock. The clock is reset to zero each day at midnight. Cycle and Cycleday are also updated at that time.

The Utime command is the only method to set the real-time clock. The command will be sent immediately following the Initiate and Restart commands to set the clock initially. In addition, the spacecraft processor will send the Utime command once every twenty-four hours to ensure the experiment clock remains synchronized with the spacecraft clock. When the clock is set, a critical region is established by globally disabling

interrupts before altering the value. This is necessary because it takes more than one instruction to store the double-word variable.

The Restart command is similar to the Initiate command except that it is used in case the experiment was shut down or the processor was reset. The second and third bytes of the data field in the Restart packet contain values to set Cycle and Cycleday. The Restart command is issued by the ground crew who must determine where in the experiment cycle to restart the experiment. Again, the Utime command and two parameter packets must immediately follow to set the real-time clock.

After either the Initialize or Restart command has been executed, control is passed to an experiment executive control routine that manages the conduct of the experiment. The routine consists of an infinite loop that checks if a command packet has been received or if a scheduled experiment event is due to occur. Additionally, the routine initiates collection of temperature data every 32 seconds.

The Data Dump command is issued by the spacecraft processor once each day, two minutes before midnight. FERRO will respond by transmitting a packet containing the ferroelectric capacitor data collected during the day. As the polarization of the capacitors is measured according to the experiment schedule, the data is stored in a designated buffer where the data dump packet is assembled.

Although the number of measurements each day varies, the length of the packet is fixed. Separate sub-fields for fatigue and ageing data are allocated within the data field. The size of each of the sub-fields is determined by the number of measurements accomplished during the first

day of an ageing cycle for either the fatigue or ageing DUTs; 23 reads of the 16 capacitors requires 368 bytes. The cycle-number and cycle-day are included in the data dump packet to identify the data.

The State of Health (SOH) command causes FERRO to respond with a packet containing experiment status and temperature data. The spacecraft processor will issue the SOH command once each minute. Data from the four temperature sensors is collected every 32 seconds and is stored in the SOH packet buffer.

A flag in the SOH packet is used to indicate when the experiment is in test mode. When the SOH command is received, a time tag is obtained by reading the value of the real-time clock. The value is converted to big endian format and transmitted with the packet. More significant status reporting was planned, but was not implemented in time to be tested.

Commands to enter and exit test mode allow for limited testing of the FERRO hardware and software. While in test mode, all commands are received and acknowledged as they would be during normal operation, but signals are not applied to the DUTs. This capability allows both FERRO and the interface to the spacecraft to be tested without affecting the capacitors.

The Shutdown command is used if power must be removed from FERRO after the experiment has started. When the command is received, FERRO responds by immediately transmitting an SOH packet followed by a Data Dump packet. After sending the packets, the real-time clock is disabled to prevent further experiment events from occurring and fatiguing of the ferroelectric capacitors is stopped. The experiment can be resumed after power is restored by issuing a Restart command.

## 2. FERRO Experiment Events

A preset schedule of events is used to carry out the 21-day experiment cycle that is described by Figure 6 and Table 1. Scheduled events include the initiation of a fatigue cycle, writing to and reading from DUTs for ageing, and taking measurements from DUTs after periods of fatiguing. These events are scheduled to occur during the appropriate day of the experiment cycle at a time relative to the real-time clock.

When the real-time clock is updated, a list of times for events to occur during the present cycle-day is scanned and compared to the clock value. If a match is found, the event code is placed in a pending list. The experiment executive control routine will then cause the event to be executed.

A fatigue cycle must be initiated at the beginning of each 21-day experiment cycle and must be reinitiated following ageing of the fatigue DUTs. Fatiguing is started by enabling and configuring the PWM to produce the 5 kHz pulse train and setting the analog switches to route the signal to the appropriate DUTs. Fatiguing is stopped by disabling the PWM and disconnecting the DUTs.

Fatiguing of the ferroelectric capacitors in the two fatigue DUTs will be stopped briefly each day, just before the Data Dump command is expected, to collect data. Two data points will be collected for each of the sixteen capacitors. First, a positive write pulse will be applied to the capacitors followed by a read operation using a negative read pulse. The sequence will then be repeated with reversed polarities.

The HSO unit is used to generate the read and write pulses and to schedule the A/D conversion process to occur during the read pulse. Both the read and write pulses are one millisecond in duration. The pulse length was chosen to ensure that the circuitry in the path to the A/D converter has ample time to settle before the line is sampled. The write pulse could be shortened considerably, but keeping the pulses the same length had no impact on the experiment timing.

For reading the fatigue capacitors, the A/D conversion is scheduled to start 120 state times before the end of the read pulse. This ensures that the conversion process will be complete before the pulse ends. The A/D conversion is scheduled differently for the ageing read process and will be discussed below. After all of the capacitors have been read, the fatigue process is resumed.

At the start of an ageing cycle, an initial write to the DUTs being aged must be performed. After the first ageing period, the capacitors will be read and the read operation will be immediately followed by a write operation to store the value for the next ageing period. This sequence will be repeated until the ageing cycle is complete.

The read operation for ageing must be different from the one used for fatiguing because the capacitors in each DUT are connected internally on the input side. This, in conjunction with the design of the switching circuit, dictates that all eight capacitors in the DUT are subjected to any read and write pulses applied to the DUT. This does not impact the fatigue data collection since a write operation is performed immediately before each read operation. Each capacitor is written to and read from twice; thus 32 pulses

are applied to all eight capacitors in the DUT although only four are pertinent to each one. These few extra read and write pulses applied to the capacitors are insignificant compared to the number of fatigue pulses applied.

The problem with using a separate read pulse for each capacitor for ageing measurements is that the read pulse for one capacitor will effectively act as a write pulse to the other capacitors in the DUT. These capacitors will be repolarized in the direction of the read pulse and thus the ageing data would be invalid for all but the first capacitor read. The polarization measured from these capacitors would be the result of the previous capacitor's read pulse rather than the write operation performed at the beginning of the ageing period.

The solution to this problem is to apply a single read pulse to the DUT and conduct all eight A/D conversions in sequence during the pulse. The CAM is not large enough to schedule all eight A/D conversions, so only the first is scheduled and a busy-wait loop is used to conduct the remaining seven conversions in succession.

#### **E. TEST/VERIFICATION**

An IBM PC based software program designed to simulate the spacecraft processor was used for testing during FERRO hardware and software development and to verify the functional operation of FERRO when the experiment was delivered for integration to the spacecraft bus. The program uses the PC's RS-232 serial port for communication with FERRO via RS-232 to RS-422 level shifters.

The program was developed using the C compiler included with Borland C++. The compiler offers access to the operating system and PC BIOS calls necessary to directly control the serial interface. The integrated development environment offers a program editor, project manager, and source-level debugger. A windowing and menu library was used to provide a user-friendly interface for the program. The source code for the test and verification software is included as Appendix C.

Pull down menus provide selections to set communication parameters including baud rate, number of data bits, parity, and number of stop bits. These parameters can be saved in a configuration file so that future sessions will default to the chosen setup. Other selections initialize or reset the serial communication port, allow recording of all communications in a log file, and send command packets to the FERRO experiment.

All FERRO commands can be sent by the software and prompts are provided for the user to supply data for the Parameter packets when setting the real-time clock. The outgoing packet is displayed in one window and the response from FERRO is displayed in another. The packet is parsed and labeled for display so that the packet header, data field, and checksum can be distinguished. The status of the checksum validation is displayed following the checksum field.

A record of all communication between FERRO and the test/verification software can be saved in a log file. A menu selection toggles the logging feature on or off. The user can select a file name for the log file or use the default file name.

#### **IV. CONCLUSIONS AND RECOMMENDATIONS**

Several goals set at the beginning of software development were only partially met. The most significant shortfall was in the area of error detection. Additionally, a complete test of the FERRO software on the experiment hardware was not completed prior to delivery of the experiment.

When software development for FERRO began, the specifications for the communication interface between the experiment and the spacecraft processor were immature in several areas including the command structure, universal time format, and use of the control field. Software development had to proceed before these specifications could be firmed up to meet the schedule for delivery of the experiment.

Additionally, several specifications including the length of the size, source, and destination fields were changed well into the software development cycle. These factors resulted in extensive changes to routines that were already functional and tested. A significant amount of time was spent making these changes and debugging the inevitable errors introduced by the changes. As a result, several planned features were not implemented in the FERRO software. It ultimately became more important to get something that worked out the door rather than add and test additional features.

A method for performing checksum validation of program memory and the data collection buffers periodically would ensure that SEUs and hard faults caused by radiation exposure do not go undetected. This error checking in conjunction with storing multiple copies of the program code in

ROM would allow the experiment to suffer multiple faults and still be able to complete the mission.

The checksum validation routine used for communication was designed so that it could also be used to check either program memory or the data collection buffers. The proposed method for checking the data buffers was discussed earlier. To implement error checking for the program code, a checksum for a specified area of program memory would have to be calculated off line and stored in ROM at the end of the program code. Periodically, the checksum validation routine would be called to validate the program memory.

If an error was detected, a flag would be set and a system reset conducted. The program start-up code would recognize the flag (registers are not cleared by a reset) and would call a different copy of the experiment software. There would be areas of the software that could not be duplicated (i.e., the start-up code), but this type of error checking and recovery mechanism could significantly increase reliability of the experiment software.

Another area that could be improved is the command interface. The command structure evolved through the many specification changes and the result is not as clean and efficient as originally envisioned. One possible improvement would be to implement the command decision tree with a state matrix. Rather than ignoring illegal commands, a flag could be set in the acknowledge packet so that the that the spacecraft processor would not simply retransmit the command. More status and mode information should be included in the SOH packet. Additional information could be used by

ground personnel to take appropriate corrective action should problems occur.

Finally, the format of the data packet could be improved to make it easier to extract and reconstruct the experiment data to conduct analysis. A variable length data packet with tag or label fields for each group of capacitor data would be more efficient and would make it easier to positively identify the data.

## LIST OF REFERENCES


1. Orbital Sciences Corporation, *FERRO/APEX Interface Control Document*, May 1992.
2. Bondurant, David and Gnadinger, Fred, "Ferroelectrics for Nonvolatile RAMs," *IEEE Spectrum*, v. 26, pp 30-33, July 1989.
3. Paz de Araujo, C. E., and Scott, J. F., "Ferroelectric Memories," *Science*, v. 246, pp. 1400-1405, December 1989.
4. William Rives Hestir, *Automated Testing of On-chip Ferroelectric Capacitors*, M.S. Thesis, Naval Postgraduate School, CA, December 1990.
5. Jonker, G. H., "Nature of Ageing in Ferroelectric Ceramics," *Journal of the American Ceramic Society*, v. 55, pp 57-58.
6. Sawyer, C. B., and Tower, C. H., "Rochelle Salt as a Dielectric," *Physical Review*, v. 35, pp. 269-273, 1930.
7. Bondurant, David, "Ferroelectric RAM Memory Family for Critical Data Storage," *Proceedings of the First Symposium on Integrated Ferroelectrics*, Colorado Springs, CO, pp. 212-215, March 1989.
8. Matthew Raycroft Kercher, *Design of an Autonomous Test Device for Ferroelectric Components*, M.S. Thesis, Naval Postgraduate School, CA, June 1991.
9. Intel Corporation, *16-Bit Embedded Controller Handbook*, 1990.
10. Orbital Sciences Corporation, *OSC OX.25 Protocol Document E60001*, May 1989.
11. Intel Corporation, *iC-96 Compiler User's Guide for DOS Systems*, 1990.
12. Annapolis Micro Systems, *Environment 96*. 1990.
13. Intel Corporation, *Embedded Applications*, 1990.
14. Katz, Ron and Boyet, Howard, *The 16-Bit 8096: Programming, Interfacing, Applications*, Microprocessor Training Inc, 1991.

## **APPENDIX A - FERRO EXPERIMENT HARDWARE SCHEMATIC**


This appendix contains the schematic for the FERRO hardware. The 80C196KB Microcontroller and the 82C55 Programmable Peripheral Interface are shown on sheet 1. Also shown on sheet 1 is the chip select logic, the clock circuitry and the A/D converter input multiplexor for reading the ferroelectric capacitors.


Sheet 2 shows the driver amplifiers and switching for applying read, write, and fatigue pulses to the capacitors. The sense capacitors and Sawyer-Tower switches for DUTs 1 and 2 are also shown.

Sheet 3 shows the sense capacitors and Sawyer-Tower switches for DUTs 3 and 4. The temperature sensing circuitry is split between sheets 2 and 3 as are the DUT select multiplexers for reading the ferroelectric capacitors.



Title		DUT SELECT AND MUX	
Size	Number	Updated by	Rev
B		Phelps	5
Date	1/4/02	Drawn by	PHEDPS
Filename	HEMRO.S31	Sheet	1 of 3





Title				DUT SELECT AND MUX			
Size	Number	Updated By		Drawn By		Rev	
B		Phelps		PHETPS		8	
Date	11/17/82	Filename		FERRO533		Sheet 3 of 3	

## **APPENDIX B - FERRO SOFTWARE SOURCE CODE**

The source code for the FERRO software is divided in to several files based on functional area. FERRO.H contains all global definitions and macros and all function prototypes. All global variables are declared in GLOBALS.H. INIT96.C contains all of the initialization routines, while the bulk of the command and event processing routines are in COMMAND.C. The communication routines are located in PACKET.C and CHECK.C. EXPER.C contains all of the routines to read and write to the ferroelectric capacitors and read the temperature sensors.

```
#pragma mode(lb)
#pragma pagewidth 80
#pragma pagelength 58
#pragma tabwidth 3
#include <80c196.h>

/* C96INIT.H */
/* allow KB SFR's & instr to be used */
/* definitions of 196 SFR's */
```

```

#pragma regconserve
/* Don't use registers for variables */
/***** PACKET DEFINITIONS *****/
#define FLAG 0x7E /* Packet begin flag */
#define NPSID_HI 0x4D /* High byte of FERRO id */
#define NPSID_LO 0x01 /* Low byte of FERRO id */
#define HEAD_LEN 9 /* Length of packet header */
#define OVERHEAD /* Header plus checksum */
#define MAX_PACKET /* Length of maximum size packet */
#define PLEN 1 /* Index of length field of packet */
#define SRC_FLD 5 /* Index for source field */
#define DEST_FLD 3 /* Index for destination field */
#define CTRL_FLD 7 /* Index for control field */
#define FALSE 0
#define TRUE 1

#define SONSIZE 39 /* # of data bytes in SOH packet */
#define ACKSIZE 1 /* # of data bytes in ACK packet */
#define DMP_SIZE_HI 0x02 /* HI byte of data dump size field */
#define DMP_SIZE_LO 0xE4 /* LO byte of data dump size field */

/***** OUT ASSIGNMENTS *****/
#define FATDUT1 0 /* inside */
#define FATDUT2 2 /* outside */
#define AGEDUT1 1 /* inside */
#define AGEDUT2 3 /* outside */

/***** EXPERIMENT EVENT DEFINITIONS *****/
#define WASECONDS 0xFFFFFFF /* Constant used to end event schedules */
#define RD_FAT_TIME 86250 /* 2 & 1/2 minutes before 00:00 hours */
#define WRT_AGE1 1 /* Event codes */
#define WRT_AGE2 2
#define RD_AGE1 3
#define RD_AGE2 4
#define STRT_FAT 5
#define MULLEVENT 6
#define INV 0
#define 1

/***** EXPERIMENT CLOCK DEFINITIONS *****/
#define TICKPERIOD 0x9600 /* Timer 2 count for .125 seconds */
#define ONEDAY 86400L /* # of seconds in one day */

/***** EXPERIMENT HSO PULSE DEFINITIONS *****/
#define PULSELEN 313 /* Timer1 count for 1 msec */
#define STARTHI 2 /* Count for start of positive pulse */
#define ENDRHI /* Timer2 count for HSO.0 to go low */
#define FIRST_AD /* 20 microsecond delay */
#define AD_TIME ENDRHI-15 /* A/D conv needs 91 states */

/***** BIT MASKS *****/
#define AD_COMP 0x01 /* Bit # for A/D Conv complete interrupt bit */
#define CLR_AD_COMP 0xF0 /* Mask to clear A/D Conv complete bit */
#define TXE 0x08 /* Bit value for xmitter empty in ap stat */
#define ACK_RESPHS 0x0B /* ACK Response bit in packet control field */
#define TEMPMASK 0x1F /* Mask seconds to get temp every 32 seconds */
#define HALFSEC 0x10 /* Mask for tick at approx .5 second point */

/***** MACROS *****/
#define WAIT_FOR_CAM asm nop; asm nop; asm nop
#define POPCRD nextcmd = (nextcmd+1) & 0x03

```

```

#define ROUND ((ed_result_lo & 0x60) ? 1 : 0)
/***** EXPERIMENT COMMAND CODES *****/
#define INITIALIZE 0x30
#define DATADUMP 0x10
#define SOH 0x70
#define TESTMODE 0x90
#define ENDTESTMODE 0x20
#define SHUTDOWN 0x50
#define RESTART 0x40
#define UTIME 0xA0
#define PARAMETER 0xF0

/***** TIME UNION *****/
/* used to convert GPS time to internal 32-bit variable storage format */
/* (i.e. little endian). */
typedef union {
    unsigned long secs;
    unsigned char buf[4];
} TIME;

/***** PACKET STRUCTURES *****/
typedef struct {
    unsigned char flag; /* 0x7E */
    unsigned char size_hi; /* size high byte */
    unsigned char size_lo; /* size low byte */
    unsigned char dest_hi; /* source field */
    unsigned char dest_lo; /* destination field */
    unsigned char src_hi; /* control field */
    unsigned char src_lo;
    unsigned char ctrl_hi;
    unsigned char ctrl_lo;
} HEADER;

HEADER head;
unsigned char temp[4];
unsigned char status;
unsigned char cycle;
unsigned char cycleday;
unsigned char cap_tol[28]; /* gps time */
unsigned char csum[2]; /* spare */
} SOHPKT;

HEADER head;
unsigned char ack_cmd;
unsigned char csum[2];
} ACKPKT;

HEADER head;
unsigned char cycle;
unsigned char cycleday;
unsigned char fdata[368];
unsigned char adata[368];
} DATAPKT;

/***** FUNCTION PROTOTYPES *****/
/* init96.c */
void main(void);
void init96(void);
void wdog(void);
void timertick(void);

```

```
void init_timer(void);
void convert_time(void);
void clr_buf(void);
void clr_soh(void);

/* command.c */
void run_exper(void);
void send_soh(void);
void send_ack(unsigned char cmd);
void send_dump(unsigned char *dhead);
void do_event(void);
void wait_for_command(unsigned char);
void set_time(void); /* new not tested */
void read_time(void);

/* exper.c */
void startfatigue(void);
void stopfatigue(void);
void write_pulse(void);
void read_pulse(void);
void age_read_pulse(void);
void get_temps(void);
void read_ageing(unsigned char dut_sel, unsigned char *bufptr);
void getfatigue(unsigned char dut, unsigned char rcap, unsigned char * bufptr);
void write_out(unsigned char out_sel);

/* packet.c */
void rcv_packet(void);
void send_packet(unsigned char *buf);

/* check.c */
void compute_checksum(unsigned char *buf);
int valid_csum(unsigned char *packet, unsigned int len);
void test(void);
```



```

register char tick;          /* register to count 8 ticks for 1 sec */
unsigned long seconds;      /* experiment clock (secs since midnite) */
unsigned char cycle;       /* # of cycles since beginning of exper */
unsigned char cycleday;    /* day within a cycle (1 thru 21) */

unsigned char nextevent;   /* event code to be executed */
unsigned char cmdlist[4]; /* circular buffer to store cmd */
unsigned char nextcmd;     /* ptr to next empty spot in cmd list */
unsigned char cmdptr;      /* ptr to next cmd in list to execute */

unsigned char agereadcycle1; /* # of age reads executed today */
unsigned char agereadcycle2; /* # 1 = ageing fcaps; 2 = fatigue fcaps */

/* The 8255 I/O ports and control register are declared and mapped to */
/* memory locations here. */

unsigned char porta, portb, portc, ctl_8255;
#pragma locate(porta=0x0C00, portb=0x0C01)
#pragma locate(portc=0x0C02, ctl_8255=0x0C03)

/* DUT and Sawyer-Tower select values for reading DUTs 1,2,3, or 4 */
const unsigned char rd_out_val[4] = {0x41, 0x52, 0x64, 0x78};

/* DUT select values for writing a value to DUTs 1,2,3, or 4 */
const unsigned char wrt_dut_val[4] = {0x40, 0x50, 0x60, 0x70};

/* Define checksum bytes to check code in ROM for errors */
const unsigned char check0 = 0;
const unsigned char check1 = 0;
#pragma locate(check0=0x03346, check1=0x03347)

```

```

#include "ferro.h"
#include "globals.h"

#pragma interrupt (timertick=5) /* set tick to handle soft tmr interrupt */
/*****
/* This function calls the initialization routines and waits for one of 3
/* commands. The INITIALIZE command starts the experiment. It must be
/* followed by a UTIME command with its 2 paraments to set the
/* experiment clock. The cycle # is set to 1 and cycleday to 0. This
/* command is expected to be executed only once. If the experiment
/* is restarted, the RESTART command should be received. The experiment
/* cycle and cycleday are received in the command packet. This command
/* must also be followed by the UTIME command. Both of these commands
/* transfer control to the run_exper function which will process
/* subsequent commands. If the TESTMODE command is received, a flag is
/* changed to prevent application of pulses to the fcaps.
*****/
void main(void)
{
    int i;
    extern unsigned int FATIGUE_CAPS;
    extern unsigned char rbuf[];

    init96();
    cmdptr = 0;
    nextcmd = 0;
    clr_buf();
    clr_soh();
    while(TRUE)
    {
        while(cmdptr == nextcmd) /* spin while no command */
            wdog();

        switch(cmdlist[nextcmd])
        {
            case INITIALIZE: POPCMD;
                if (rbuf[CTRL_FLD] & ACK_RESPNS)
                    send_ack(INITIALIZE);
                cycle = 1;
                cycleday = 0;
                nextevent = NULLEVENT;
                init_timer(); /* start the experiment clock */
                wait_for_command(UTIME);
                set_utime(); /* set the clock */
                run_exper();
                break;

            case RESTART: POPCMD; /* cycle & day sent as part of cmd */
                if (rbuf[CTRL_FLD] & ACK_RESPNS)
                    send_ack(RESTART);
                cycle = rbuf[HEAD_LEN+1];
                cycleday = rbuf[HEAD_LEN+2];
                init_timer(); /* Restart the experiment clock */
                wait_for_command(UTIME);
                set_utime(); /* set the clock */
                do_event(); /* set the clock */
                run_exper();
                break;

            case TESTMODE: POPCMD; /* stays in this case after received */

```

```

        if (rbuf[CTRL_FLD] & ACK_RESPNS)
            send_ack(TESTMODE);
        FATIGUE_CAPS=FALSE;
        soh_buf.status=0;
        break;

        default: /* ignore all other commands */
            POPCMD;
            break;
    }
}

/***** This function initializes the onboard peripherals of the 80C196KB and
/*****/
void init96(void)
{
    ctl_8255 = 0x80; /* 8255 ports A, B, and C are output ports */
    porta = 0; /* Initialize 8255 ports */
    portb = 0xF0;
    portc = 0;
    baud_rate = 0x1f; /* count for 9600 baud (low byte) */
    /* (hi byte)-- use XTAL1 as clk source */
    /* enable TXD vice P2.0 */
    loc1 = 0x20; /* PMM Prescaler on, A/D Prescaler off */
    loc2 = 0xD0; /* rcv enable, no parity, mode 1 */
    sp_con = 0x09; /* software timer interrupt enabled */
    int_mask = 0x20; /* toggle for FLAGS embedded in packets */
    state = FALSE; /* point to start of receive buffer */
    rcv_ptr = 0; /* false == testmode ie no fatigue of caps */
    FATIGUE_CAPS = TRUE; /* Not in test mode */
    soh_buf.status = 1; /* enable interrupts */
    asm ei;
}

/***** This function resets the watchdog timer when called.
*****/
void wdog(void)
{
    watchdog = 0x1E;
    watchdog = 0xE1;
}

/***** Timertick is the interrupt handler for the MSO Software Timer 0
/*****/
void timertick(void)
{
    /* Interrupt. Software Timer 0 will cause an interrupt every 0.125
    /* seconds. The tick variable is initialize with the USB set. Each
    /* time the interrupt routine is called the bit is shifted one position
    /* to the left. On the 8th shift the carry-out flag is set, resulting
    /* in reinitializing the tick variable, incrementing the seconds variable,
    /* and updating the cycle day variable, and checking the event schedule. The
    /* seconds variable counts the number of seconds elapsed during the day.
    /* If an event is scheduled to occur on that second, the event code is
    /* retrieved and inserted as the nextevent.
    *****/
    unsigned char i;
    extern const long * const sched[];
    extern const unsigned char * const event[];
    extern unsigned long seconds;

```

```

extern uns gnd char cycleday, nextevent;
extern uns gnd char agereadcycle1, agereadcycle2;

asm shlb tick, #1;
asm bnc ENDTICK;
asm ldb tick, #0x01;
seconds++;
if(seconds == ONEDAY)
(
    seconds = 0;
    cycleday = (cycleday == 21) ? 1 : cycleday + 1;
    agereadcycle1 = 0;
    agereadcycle2 = 0;
)

imask1 = 0x02;
asm ei;

/* Search the event schedule to see if its time to do event
*/
for(i=0; sched[cycleday][i] < seconds; i++);
if(sched[cycleday][i] == seconds)
(
    nextevent = event[cycleday][i];
)
else
    nextevent = NULLEVENT;

ENDTICK:
return;
)

/* This function initializes the tick variable with the LSB set and sets
*/
/* up the ISO Software timer 0 to expire and initiate an interrupt every
*/
/* 0.125 seconds. Timer 2 is used as the reference and is reset by the
*/
/* MSO unit each tick.
*/
void init_timer(void)
(
    tick = 0x01;
    seconds = 0;
    loc2 |= 0x80;
    hso_command = 0xEE;
    hso_time = TICKPERIOD;
    WAIT FOR CAM;
    hso_command = 0xF8;
    hso_time = TICKPERIOD;
)

/* Initial value to be shifted each tick */
/* make sure the CAM is clear to start
*/
/* reset timer2 each tick, locked in CAM */
/* Software timer 0 locked in CAM
*/
void clr_buf(void)
(
    extern DATAPKT dmp_buf;
    int i;
    for(i=0; i < sizeof(DATAPKT); i++)
        ((uns_igned char *) &dmp_buf)[i] = 0;
)
)

```

```

/* This function sets each byte of the SOH packet to zero.
*/
void clr_soh(void)
(
    extern SOHPKT soh_buf;
    int i;
    for(i=0; i<3; soh_buf.temp[i++] = 0);
    soh_buf.status = 0;
    soh_buf.cycle = 0;
    soh_buf.cycleday = 0;
    for(i=0; i<3; soh_buf.time[i++] = 0);
    for(i=0; i<2; soh_buf.cap_tol[i++] = 0);
)
)

```



```

void send_dump(unsigned char *dhead)
(
extern unsigned char rbuf[];
extern unsigned char cycle, cycleday;

dhead[0] = FLAG;
dhead[PLEN] = DMSIZE HI;
dhead[PLEN+1] = DMSIZE LO;
dhead[DEST_FLD] = rbuf[SRG_FLD];
dhead[DEST_FLD+1] = rbuf[SRG_FLD+1];
dhead[SRG_FLD] = WPSID HI;
dhead[SRG_FLD+1] = WPSID LO;
dhead[CTRL_FLD] = 0x04;
dhead[CTRL_FLD+1] = 0x00;
dhead[9] = cycle;
dhead[10] = cycleday;
send_packet(dhead);
)

/* This function executes experiment events. Events will not be executed */
/* while in Test Mode. WRT_AGE1 writes to the fcaps in the 2 ageing DUTs */
/* to start the experiment. Subsequent writes for ageing purposes will */
/* be taken care immediately following a read operation. WRT_AGE1 also */
/* starts the fatiguing of the fcaps in the Fatigue DUTs. WRT_AGE2 */
/* is used to start off the ageing cycle of the fcaps in the Fatigue DUTs. */
/* RD_AGE1 is used to read the fcaps in the ageing DUTs at the end of an */
/* ageing period. A pointer to the proper location in the data dump */
/* buffer is calculated and passed to the fcaps read function. The */
/* AGERADCYCLE variables count the # of ageing reads that have occurred */
/* since the last data dump. The polarity of both the reads and writes to */
/* the fcaps is switched each cycle. After the fcaps have been read, new */
/* values are written to start the next ageing period. RD_AGE2 performs */
/* similar functions for the ageing cycle of the Fatigue DUTs. The RD_FAT */
/* event causes the Fatigue DUTs to be read during the Fatigue cycle. */
/* SRTI_FAT starts the Fatigue operation by connecting the PUM to the */
/* Fatigue DUTs.
/*****
void do_event(void)
(
extern unsigned char cycle;
extern unsigned char nextevent;
extern unsigned char porta, portb, portc;
extern unsigned char agereadcycle1, agereadcycle2;
extern DATARKI dump_buf;
extern unsigned int FATIGUE_CAPS;
unsigned char *ptr, i;

if (IFATIGUE_CAPS)
nextevent = NULLEVENT;
wdog();

switch(nextevent)
(
case WRT_AGE1: portc = (cycle & 0x01) ? 0x08 : 0; /* inv on odd cycles */
write_dut(AGEDUT1); /* if flag set, fatigue */
startfatigue(); /* start fatigue at beg of cycle */
WAIT1: asm bbs ios0, 0, WAIT1; /* til end of pulse */
write_dut(AGEDUT2);
portc = 0;
break;

case WRT_AGE2: stopfatigue(); /* stop fatigue to age 1 day */
portc = (cycle & 0x01) ? 0x08 : 0; /* inv on odd cycles */
write_dut(FATDUT1);
WAIT2: asm bbs ios0, 0, WAIT2;
)
)
)

```

```

write_dut(FATDUT2);
portc = 0;
break;

case RD_AGE1: ptr = dump_buf.fdata + (agereadcycle1 << 4);
read_ageing(AGEDUT1, ptr);
portc = 8;
read_ageing(AGEDUT2, ptr);
portc = (cycle & 0x01) ? 0x08 : 0; /* inv on odd cycles */
write_dut(AGEDUT1);
WAIT1: asm bbs ios0, 0, WAIT1; /* til end of pulse */
write_dut(AGEDUT2);
portc = 0;
agereadcycle1++;
break;

case RD_AGE2: ptr = dump_buf.fdata + (agereadcycle2 << 4);
read_ageing(FATDUT1, ptr);
portc = 8;
read_ageing(FATDUT2, ptr);
portc = (cycle & 0x01) ? 0x08 : 0; /* inv on odd cycles */
write_dut(FATDUT1);
WAIT1: asm bbs ios0, 0, WAIT1; /* til end of pulse */
write_dut(FATDUT2);
portc = 0;
agereadcycle2++;
break;

case RD_FAT: stopfatigue();
ptr = dump_buf.fdata;
for (i=0; i < 8; i++)
(
getfatigue(FATDUT1, i, ptr);
ptr += 2;
wdog();
)
for (i=0; i < 8; i++)
(
getfatigue(FATDUT2, i, ptr);
ptr += 2;
wdog();
)
startfatigue();
break;

case SRTI_FAT: startfatigue();
nextevent = NULLEVENT;
)

/*****
void wait_for_command(unsigned char command)
(
extern unsigned char rbuf[];
extern unsigned char cmdlist[], nextcmd, cmdptr;
while (TRUE)
)
)

```

```

while (nextcmd == cmdptr)
  wdog();
if (cmdlist[nextcmd] == command)
  POPCMD;
  if (rbuf[CTRL_FLD] & ACK_RESPNS)
    send_ack(command);
    break;
  }
else POPCMD;
}

/* This function waits for the two PARAMETER packets that follow the UTIME */
/* packet. The 2 data bytes in each packet are retrieved and stored in */
/* the GPS variable. GPS is a union that maps 4 unsigned char variables */
/* onto the unsigned long containing the GPS time. The 4 bytes making up */
/* GPS time are converted to little endian order as required by the 80C196 */
/* Next the seconds elapsed on the current day are extracted by using the */
/* mod operator. A critical region is used when the experiment clock is */
/* modified.
/*****
void set_utime(void)
{
  extern unsigned char rbuf[];
  extern TIME GPS;
  extern unsigned long seconds;

  wait for command(PARAMETER);
  GPS_buf[3]=rbuf[HEAD_LEN + 1]; /* 2 MSB's */
  GPS_buf[2]=rbuf[HEAD_LEN + 2];
  wait for command(PARAMETER);
  GPS_buf[1]=rbuf[HEAD_LEN + 1]; /* 2 LSB's */
  GPS_buf[0]=rbuf[HEAD_LEN + 2];

  GPS.secs = GPS.secs % ONEDAY; /* just need the seconds since today */
  asm di; /* critical region */
  seconds = GPS.secs; /* set the clock */
  asm ei;
}

/* This procedure reads the value from the experiment clock. The # of */
/* seconds is converted from little endian to big endian and stored in the */
/* SOH packet at the appropriate location.
/*****
void read_time(void)
{
  extern SOHPKT soh_buf;
  extern unsigned long seconds;
  TIME sohtime;
  asm di; /* critical region */
  sohtime.secs = seconds;
  asm ei;

  soh_buf.time[3] = sohtime.buf[0];
  soh_buf.time[2] = sohtime.buf[1];
  soh_buf.time[1] = sohtime.buf[2];
  soh_buf.time[0] = sohtime.buf[3];
}

```

```

#include "ferro.h"
/* EXPER.C */
/* This function initializes the PWM and routes the pulses to the fatigue */
/* DUTs. */
void startfatigue(void)
{
    extern unsigned char portb;

    /* initialize PWM */
    pwm_control = 128;
    ioc1 |= 0x01;
    portb = 0xA5;
}

/* This function disables the PWM function and applies ground to the */
/* input of the fatigue DUTs */
void stopfatigue(void)
{
    extern unsigned char portb;

    ioc1 &= 0xFF;
    portb = 0xF0;
}

/* This function schedules a write pulse to be generated in the HSD CAM. */
/* Timer 1 is used for the time base and is reset to start the operation. */
void write_pulse(void)
{
    wsr = 0x0F;
    asm di;
    timer1 = 0x0000;
    hso_command = 0x20;
    hso_time = 0x00;
    WAIT_FOR_CAM;
    hso_time = STARTHI;
    hso_command = 0x00;
    hso_time = ENDHI;
    asm ei;

    /* This function schedules a read pulse to be generated in the HSD CAM. */
    /* Timer 1 is used for the time base and is reset to start the operation. */
    /* An A/D conversion is scheduled to occur 15 counts before the end of the */
    /* pulse so that the pulse will remain high during the entire conversion. */
    /* Once the pulse is scheduled, a loop is executed until the A/D conv is */
    /* complete. */
    void read_pulse(void)
    {
        wsr = 0x0F;
        asm di;
        timer1 = 0x0000;
        hso_command = 0x00;
        hso_time = ENDHI;
        asm ei;

        /* This function reads the 8 fscps in the DUT specified by the first */
        /* argument. The polarity of the read pulse is alternated each experiment */
        /* cycle. The pulse and first A/D conversion are scheduled in the HSO by */
        /* calling age_read_pulse. The remaining conversions are carried out in */
        /* succession following the first. The results of the conversions are */
        /* rounded and the most significant 8 bits stored in the data buffer at

```

```

hso_command = 0x20;
hso_time = STARTHI;
WAIT_FOR_CAM;
hso_command = 0x0F;
hso_time = AD_TIME;
WAIT_FOR_CAM;
hso_command = 0x00;
hso_time = ENDHI;
asm ei;
WAIT1: asm bsc int_pending, AD_COMP, WAIT1; /* Wait for A/D complete */
asm andb int_pending, #CLR_AD_COMP;
}

/* This function schedules a read pulse to be generated in the HSD CAM. */
/* Timer 1 is used for the time base and is reset to start the operation. */
/* An A/D conversion is scheduled to occur 75 counts after the beginning */
/* of the pulse to allow for the circuit to stabilize. Eight A/D */
/* conversions occur during the pulse. Only the first conversion is */
/* scheduled using the HSO; the remaining conversions are carried out in */
/* succession following the first. */
void age_read_pulse(void)
{
    wsr = 0x0F;
    timer1 = 0x0000;
    hso_command = 0x20;
    hso_time = STARTHI;
    WAIT_FOR_CAM;
    hso_command = 0x0F;
    hso_time = FIRST_AD;
    WAIT_FOR_CAM;
    hso_command = 0x00;
    hso_time = ENDHI;
}

/* select alternate reg window functions */
/* reset TIMER1 */
/* set HSO.0 high */
/* start pulse after delay */
/* start A/D conversion */
/* set HSO.0 low */

/* This function initiate A/D conversions to read the 4 temperature */
/* sensors. A wait loop spins until the conversion is complete and the */
/* 10-bit result is rounded with the most significant 8 bits stored in the */
/* SOH buffer. */
void get_temps(void)
{
    extern SOHPKT soh_buf;
    unsigned char i;
    for (i=0; i < 4; i++)
    {
        ad_command = 0x0C + i;
        WAIT1: asm bsc int_pending, AD_COMP, WAIT1; /* Wait for A/D complete */
        asm andb int_pending, #CLR_AD_COMP;
        soh_buf.temp[i] = ad_result_hi + ROUND;
    }
}

/* This function reads the 8 fscps in the DUT specified by the first */
/* argument. The polarity of the read pulse is alternated each experiment */
/* cycle. The pulse and first A/D conversion are scheduled in the HSO by */
/* calling age_read_pulse. The remaining conversions are carried out in */
/* succession following the first. The results of the conversions are */
/* rounded and the most significant 8 bits stored in the data buffer at

```

```

/* the location pointed to by the second argument, bufptr.
/* interrupts must be disabled during the read pulse to ensure all 8 A/D
/* conversions complete before the end of the pulse.
/*****
void read_ageing(unsigned char dut_sel, unsigned char *bufptr)
extern unsigned char porta, portb, portc; /* 8255 ports */
extern unsigned char cycle;
extern const unsigned char rd_dut_val[];

unsigned char i;
register unsigned char invert;
register unsigned char tempb;

porta = rd_dut_val[dut_sel];
tempb = portb;
portb = tempb | (0x11 << dut_sel);
invert = (cycle & INV) ? 0 : ~0x08;
portc = invert;

ad_command = 0x00;
age_read_pulse();
for(i=0; i < 8; i)
{
    WAIT1: asm bbc int_pending, AD_COMP, WAIT1; /* Wait for A/D complete */
    portc = ++i + invert;
    asm endb int_pending; #CLR AD_COMP;
    bufptr[i] = ad_result_hi + ROUND;
    ad_command = 0x08;
}
asm ei;
portc = 0;
portb = tempb;
portc = 0;
}

/*****
/* This function performs 2 write-then-read combinations of opposite
/* polarity for the fcap specified by the dut and fcap arguments. The
/* results of the A/D conversions are stored in the data buffer at the
/* location pointed to by the argument bufptr. The functions write_dut
/* and read_pulse are called to generate the pulses and schedule the A/D
/* conversions for the write and read operations.
/*****
void getfatigue(unsigned char dut, unsigned char fcap, unsigned char * bufptr)
extern unsigned char porta, portb, portc; /* 8255 ports */
extern const unsigned char wrt_dut_val[];
extern const unsigned char rd_dut_val[];

register unsigned char tempb;

portc = 0x08;
write_dut(dut);

porta = rd_dut_val[dut];
tempb = portb;
portb = portb | (0x11 << dut);
portc = fcap;

ad_command = 0x00;
read_pulse();
}

```

```

bufptr[0] = ad_result_hi + ROUND;
portc = 0;
write_dut(dut);

porta = rd_dut_val[dut];
portb = tempb | (0x11 << dut);
portc = fcap + 0x18;

ad_command = 0x00;
read_pulse();
bufptr[1] = ad_result_hi + ROUND;

porta = 0;
portb = tempb;
portc = 0;
}

/*****
/* This function writes to the DUT specified in the argument. The
/* 8255 ports are set to route the pulse to the selected DUT and the
/* write_dut function is called to generate the write pulse.
/*****
void write_dut(unsigned char dut_sel)
extern unsigned char porta, portb; /* 8255 ports */
register unsigned char tempb;

porta = wrt_dut_val[dut_sel];
tempb = portb;
portb = tempb | (0x11 << dut_sel);
write_pulse();
WAIT1: asm bbs ios0, 0, WAIT1;
porta = 0;
portb = tempb;
}

/*****
/* Send positive write pulse */
void write_dut_pos(unsigned char dut_sel)
extern unsigned char porta, portb; /* 8255 ports */
register unsigned char tempb;

porta = wrt_dut_val[dut_sel];
tempb = portb;
portb = tempb | (0x11 << dut_sel);
write_pulse();
WAIT1: asm bbs ios0, 0, WAIT1;
porta = 0;
portb = tempb;
}

/*****
/* Send negative write pulse */
void write_dut_neg(unsigned char dut_sel)
extern unsigned char porta, portb; /* 8255 ports */
register unsigned char tempb;

porta = wrt_dut_val[dut_sel];
tempb = portb;
portb = tempb | (0x11 << dut_sel);
write_pulse();
WAIT1: asm bbs ios0, 0, WAIT1;
porta = 0;
portb = tempb;
}

/*****
/* save portb settings */
/* disconnect gnd on dut */
/* negative pls on odd cycle */
/* A/D channel 0, wait for HSO */
/* disable interrupts during pulse */
/* Wait for A/D complete */
/* start A/D */
/* disable selects */
/* restore portb setting */

```



```

#include "ferro.h"
/* CHECK.C */

/* This function computes the checksum of the packet pointed to by the
 * argument. The 2-byte checksum is appended to the end of the packet.
 * The length of packet is calculated from the data length field of the
 * packet.
 */
void compute_checksum(unsigned char *buf)
{
    int len, i, temp;
    register unsigned char c0 = 0, c1 = 0;

    temp = buf[PLEN];
    len = (temp << 8) + buf[PLEN + 1] + HEAD_LEN;
    buf[len] = 0;
    buf[len + 1] = 0;
    for(i = 0; i < len + 2; i++)
        c0 += buf[i];
        c1 += c0;
    buf[len] = c0 - c1;
    buf[len + 1] = c1 - (c0 << 1);
}

/* This function validates the checksum of the buffer pointed to by the
 * first argument. The length of the buffer is specified by the second
 * argument, len. The length was passed as a parameter rather than
 * calculated from the packet length field to allow buffers other than
 * packets to be validated. If the checksum is valid, the function
 * returns TRUE.
 */
int valid_csum(unsigned char *packet, unsigned int len)
{
    int i;
    register unsigned char c0 = 0, c1 = 0;
    for(i = 0; i < len; i++)
        c0 += packet[i];
        c1 += c0;
    return((c0 == 0) && (c1 == 0));
}

```

## **APPENDIX C -- TEST/VERIFICATION SOFTWARE SOURCE CODE**

The test and verification software consists of two header files and three source files. SERIAL.H contains all of the definitions and declarations necessary to initialize and use the RS-232 serial port on an IBM PC compatible computer. The routines for initializing and using the port for communication are located in SERIAL.C.

TERM.H contains the definitions and declarations for the main portion of the test and verification software. Header files for the Ultra Windows library are included to provide definitions and declarations to support the library functions used to implement the user interface. Constants used to define the FERRO commands and packet structure are also defined here.

TERM.C contains the routines that control and interact with the user interface. The routines to display menus and windows, and implement menu selections are also located in this file. The routines to send, receive and display packets are located in the file T\_PACKET.C.

```

/***** SERIAL.M *****/
/***** Bit values held in the Line Status Register (LSR). *****/
bit
---
meaning
0 Data ready.
1 Overrun error - Data register overwritten.
2 Parity error - bad transmission.
3 Framing error - No stop bit was found.
4 Break detect - End to transmission requested.
5 Transmitter holding register is empty.
6 Transmitter shift register is empty.
7 Time out - off line.

```

```

/***** Bit values held in the Modem Output Control Register (MCR). *****/
bit
---
meaning
0x01 RCVRDY
0x02 OVERR
0x04 PRTRER
0x08 FRMRER
0x10 BRKRER
0x20 XMTARDY
0x40 XMTARSR
0x80 TIMEOUT

```

```

/***** Bit values held in the Modem Input Status Register (MSR). *****/
bit
---
meaning
0 Data Terminal Ready. Computer ready to go.
1 Request To Send. Computer wants to send data.
2 auxiliary output #1.
3 set to allow the communications card to send
interrupts to the system)
4 UART output looped back as input.
5-7 not used.

```

```

/***** Bit values held in the Interrupt Enable Register (IER). *****/
bit
---
meaning
0x01 DTR
0x02 RTS
0x08 MC_INT
0 delta Clear To Send.
1 delta Data Set Ready.
2 delta Ring Indicator.
3 delta Data Carrier Detect.
4 Clear To Send.
5 Data Set Ready.
6 Ring Indicator.
7 Data Carrier Detect.

```

```

/***** Bit values held in the Interrupt Enable Register (IER). *****/
bit
---
meaning
0x10 CTS
0x20 DSR
0 Interrupt when data received.
1 Interrupt when transmitter holding reg. empty.

```

```

/***** SERIAL.M *****/
/***** Bit values held in the Line Control Register (LCR). *****/
bit
---
meaning
0-1 00=5 bits, 01=6 bits, 10=7 bits, 11=8 bits.
2 Stop bits.
3 0=parity off, 1=parity on.
4 0=parity odd, 1=parity even.
5 Sticky parity.
6 Set break.
7 Toggle port addresses.

```

```

/***** Bit values held in the Line Control Register (LCR). *****/
bit
---
meaning
0x00 NO_PARITY
0x10 EVEN_PARITY
0x08 ODD_PARITY

```

```

/***** Bit values held in the Line Control Register (LCR). *****/
bit
---
meaning
0x05 bits, 01=6 bits, 10=7 bits, 11=8 bits.
2 Stop bits.
3 0=parity off, 1=parity on.
4 0=parity odd, 1=parity even.
5 Sticky parity.
6 Set break.
7 Toggle port addresses.

```

```

/***** Bit values held in the Line Control Register (LCR). *****/
bit
---
meaning
0x05 bits, 01=6 bits, 10=7 bits, 11=8 bits.
2 Stop bits.
3 0=parity off, 1=parity on.
4 0=parity odd, 1=parity even.
5 Sticky parity.
6 Set break.
7 Toggle port addresses.

```

```

/***** Bit values held in the Line Control Register (LCR). *****/
bit
---
meaning
0x05 bits, 01=6 bits, 10=7 bits, 11=8 bits.
2 Stop bits.
3 0=parity off, 1=parity on.
4 0=parity odd, 1=parity even.
5 Sticky parity.
6 Set break.
7 Toggle port addresses.

```

```

/***** Function declarations *****/
void interrupt com_int (void);
int getcjb(void);
void closeserial(void);
void initserial(void);
void i_disable (int prnum);
void comon (void);
int serial_out (char x);
int setserial (struct param *serial);

```

```

2 Interrupt when data reception error.
3 Interrupt when change in modem status register.
4-7 Not used.
/*****
#define RX_INT 0x01
/*****
Bit values held in the Interrupt Identification Register (IIR).
bit meaning
---
0 Interrupt pending
1-2 Interrupt ID code
00=Change in modem status register,
01=Transmitter holding register empty,
10=Data received,
11=reception error, or break encountered.
3-7 Not used.
/*****
#define RX_ID 0x04
#define RX_MASK 0x07
/*****
/* These are the port addresses of the 8259 Programmable Interrupt
Controller (PIC).
*/
#define IMR 0x21 /* Interrupt Mask Register port */
#define ICR 0x20 /* Interrupt Control Port */
/*****
/* An end of interrupt needs to be sent to the Control Port of
the 8259 when a hardware interrupt ends.
*/
#define EOI 0x20 /* End Of Interrupt */
/*****
/* The (IMR) tells the (PIC) to service an interrupt only if it
is not masked (FALSE).
*/
#define IRQ3 0xF7 /* COM2 & COM4 */
#define IRQ4 0xEF /* COM1 & COM3 */
/*****
/* The (IMR) tells the (PIC) to service an interrupt only if it
is not masked (FALSE).
*/
#define IRQ3 0xF7 /* COM2 & COM4 */
#define IRQ4 0xEF /* COM1 & COM3 */
/*****
/* Structure to contain serial port parameters */
struct param {
int port; /* COM 1 or 2 */
int speed; /* Baud rate */
int parity; /* Even Odd or None */
int bits; /* # Data bits */
int stopbit; /* # Stop bits */
int status; /* Port on or off (Boolean) */
char logname[13]; /* Name of Log file */
int logstat; /* Log on or off (Boolean) */
};

```

```

/***** SERIAL.C *****/
#include "serial.h"
#include <dos.h>
#include <stdio.h>
#include <conio.h>
#include <bios.h>
#include <process.h>
#include <time.h>

int serial;
void interrupt (*oldvects[2])(int);
char cbuf[SBUFSIZE];
int startbuf=0;
int endbuf=0;

struct param serial = (COM1, 2400, NO_PARITY, 0, 1, 0, "FERRO.LOG", 0);

/***** This is the serial interrupt service routine. Only the receive cycle is
service by the interrupt. The character is read from the serial
port and placed in a circular buffer. *****/
void interrupt com_int (void)
{
    disable ();
    if ((inportb (portbase+IIR) & RX_MASK)==RX_ID)
        if (((endbuf+1) & SBUFSIZE - 1)==startbuf)
            ERROR=BUF_OVERFLOW;
        cbuf[endbuf++] = inportb (portbase+RXR);
        endbuf %= SBUFSIZE-1;
    outportb (ICR,EOI);
    enable ();
}

/* this routine returns the next character in the serial buffer */
int getc_buf(void)
{
    int res;
    if (endbuf==startbuf) return (-1);
    res=(int) cbuf[startbuf];
    startbuf=(startbuf+1) % SBUFSIZ;
    return (res);
}

/* set up the serial port to interrupt and enable interrupts */
void i_enable (int prum)
{
    int ci;
    disable();
    c = inportb (portbase+MCR) | MC_INT;
    outportb (portbase+MCR,c);
    outportb (portbase+IER,RX_INT);
    c = inportb (IIR) & (prum==2 ? IRQ3 : IRQ4);
    outportb (IIR,c);
    enable();
}

```

```

/* disable serial port interrupts */
void i_disable (void)
{
    int ci;
    disable ();
    c=inportb (IIR) | -IRQ3 | -IRQ4;
    outportb (IIR,c);
    outportb (portbase + IER,0);
    c=inportb (portbase+MCR) & ~MC_INT;
    outportb (portbase+MCR,c);
    enable ();
}

/* Turn on the comm port
void comon (void)
{
    int c, prum;
    prum = portbase == COM1BASE ? 1 : 2;
    i_enable (prum);
    c=inportb (portbase + MCR) | DTR | RTS;
    outportb (portbase + MCR,c);
}

/* Initialize the buffer pointers, save the old serial interrupt vectors */
/* and set the new ones
void initserial (void)
{
    endbuf=startbuf=0;
    oldvects[0]=setvect(0x0b);
    oldvects[1]=setvect(0x0c);
    setvect(0x0b,com_int);
    setvect(0x0c,com_int);
    comon();
    serial.status = ON;
}

/* Disable the serial interrupts and restore the old serial interrupt
/* vectors.
void closeserial(void)
{
    i_disable ();
    outportb (portbase+MCR,0);
    setvect(0x0b,oldvects[0]);
    setvect(0x0c,oldvects[1]);
    serial.status = Off;
}

/* this outputs a serial character
int serial_out(char x)
{
    time_t btme;
    outportb (portbase+MCR,MC_INT|DTR|RTS);
}

```

```

temp=bits-5;
temp|=((stopbit==1) ? 0x00 : 0x04);
switch (Parity)
(
    case NO_PARITY : temp |= 0x00; break;
    case ODD_PARITY : temp |= 0x08; break;
    case EVEN_PARITY : temp |= 0x1b; break;
)
disable(); /* turn off interrupts */
outputb (portbase+LCR,temp); /* restore interrupts */
enable();
return (0);
)
/* This routine sets the up the port by calling the appropriate routines */
int set_serial (struct param *serial)
(
    if (setport(serial->port)==-1) return(-1);
    if (setspeed(serial->speed)==-1) return(-1);
    if (setLCR(serial->parity,serial->bits,serial->stopbit)==-1) return (-1);
    return (0);
)

```

```

/* wait for clear to send */
while ((inputb(portbase + MSR & CTS)==0);

/* wait for output register to clear */
while ((inputb(portbase+LSR) & DSR)==0);
disable ();
outputb (portbase+TXR,x);
enable ();
return (0);
)
/* this routine sets which port we are working with */
int setport (int Port)
(
    int far * RS232_Addr;
    int Offset;
    switch (Port) /* sort out the base address */
    (
        case 1 : Offset=0x0000; break; /* only ports one & two allowed */
        case 2 : Offset=0x0002; break;
        default : return (-1);
    )
    RS232_Addr=HW_FP(0x0040,Offset); /* find out where the port is
    if (*RS232_Addr==0) return (-1); /* if it ain't there return (-1)*/
    portbase=RS232_Addr; /* otherwise set portbase
    return (0);
)
/* this routine sets the baud rate register to the correct count for
Speed baud */
int setspeed (int Speed)
(
    char c;
    int divisor;
    if (Speed==0) return (-1); /* avoid divide by zero */
    else divisor=(int)(SPEED/MW/Speed);
    if (portbase==0) return (-1);
    disable (); /* disable ints */
    c=inputb (portbase+LCR); /* set DLAB in LCR */
    outputb (portbase+LCR,c|0x80); /* set divisor */
    outputb (portbase+DLL,(divisor & 0x00ff)); /* restore LCR */
    outputb (portbase+DLR,((divisor>>8)&0x00ff)); /* reenale ints */
    enable();
    return (0);
)
/* This routine sets up the LCR for the selected parity, number of
data bits and number of stop bits */
int setLCR (int Parity,int Bits,int StopBit)
(
    int temp;
    if (portbase==0) return (-1);
    if ((Parity==NO_PARITY) || (Parity==ODD_PARITY)) return (-1);
    if ((Bits<5) || (Bits>8)) return (-1);
    if ((StopBit<1) || (StopBit>2)) return (-1);

```

```

#include <stdlib.h>
#include <dos.h>
#include <stdio.h>
#include <alloc.h>
#include "serial.h"
#include "u.h"
#include "u_glob.h"
#include "u_keys.h"

#define MAX_PACKET 1000
#define FLAG 0x7E
#define DEST_IDM1 0x40
#define DEST_IDL0 0x01
#define HEAD_LEN 9
#define OVERHEAD HEAD_LEN+2
#define PLEN 1
#define ERROR -1
#define OK -2

#define CONFIG 1
#define MESS 2
#define QUIT 3
#define PARAM 4
#define PORT 5
#define SPEED 6
#define PARITY 7
#define BITS 8
#define STOP_BIT 9
#define SV_CFG 10
#define INIT_PRT 11
#define SEND 12
#define RST_PRT 13
#define LOGFILE 14
#define LOGMSG 15
#define DONE 0
#define INIT 1
#define DUMP 2
#define SON 3
#define TESTMODE 4
#define ENDTESTMODE 5
#define SOON 6
#define RESTART 7
#define UTIME 8
#define PARAMETER 9

#define BACK_ATT (LIGHTGRAY << 4) | BLACK
#define BDR_ATT (LIGHTGRAY << 4) | BLACK
#define CSR_ATT (BLACK << 4) | WHITE
#define FIRST_ATT (BLACK << 4) | WHITE

/***** Function Prototypes *****/
void make_dask(WINDOW *wptr);
void menu_init(void);
int menu(void);
void menu_close(void);
void set_port(struct param *p);
void set_speed(struct param *p);
void set_parity(struct param *p);
void set_bits(struct param *p);
void set_stop(struct param *p);
void set_log(struct param *p);
void set_logmsg(struct param *p);
void set_restart(struct param *p);
void set_etime(struct param *p);
void set_param(struct param *p);
void validate_checksum(unsigned char *packet, int len);

```

```

int get_config(struct param *p);
int save_config(struct param *p);
void put_prompt(char *prompt);
void wait_prompt(char *prompt);
void msg_send(void);
void add_send_in(void);
void add_rcv_in(void);
void del_in(WINDOW *wptr);
void get_time(unsigned char *days);
void get_param(unsigned char *param);
void get_logname(struct param *p);
void send_packet(unsigned char *pkt, unsigned char *msg, unsigned char size, unsigned int id);
void rcv_packet(WINDOW *wptr, int *packetlen);
void disp_packet(WINDOW *wptr, unsigned char *pkt, unsigned int data_len);
void disp_error_packet(WINDOW *wptr, unsigned char *pkt, int data_len);
int get_packet_byte(unsigned char *ch_ptr);

```

```

/* Length of maximum size packet */
/* Packet begin flag */
/* High byte, id for FERRO */
/* Low byte, id for FERRO */
/* Length of packet header */
/* Header plus checksum */
/* Index of length field of packet */

/* Menu return values */

/* values for ferro exp command */

```

```

/* Menu return values */

/* values for ferro exp command */

```

```

/* Menu display attributes */

void make_dask(WINDOW *wptr);
void menu_init(void);
int menu(void);
void menu_close(void);
void set_port(struct param *p);
void set_speed(struct param *p);
void set_parity(struct param *p);
void set_bits(struct param *p);
void set_stop(struct param *p);
void set_log(struct param *p);
void set_logmsg(struct param *p);
void set_restart(struct param *p);
void set_etime(struct param *p);
void set_param(struct param *p);
void validate_checksum(unsigned char *packet, int len);

```

```

int get_config(struct param *p);
int save_config(struct param *p);
void put_prompt(char *prompt);
void wait_prompt(char *prompt);
void msg_send(void);
void add_send_in(void);
void add_rcv_in(void);
void del_in(WINDOW *wptr);
void get_time(unsigned char *days);
void get_param(unsigned char *param);
void get_logname(struct param *p);
void send_packet(unsigned char *pkt, unsigned char *msg, unsigned char size, unsigned int id);
void rcv_packet(WINDOW *wptr, int *packetlen);
void disp_packet(WINDOW *wptr, unsigned char *pkt, unsigned int data_len);
void disp_error_packet(WINDOW *wptr, unsigned char *pkt, int data_len);
int get_packet_byte(unsigned char *ch_ptr);

```

```

/***** This routine creates the pulldown menus and calls the Ultra Windows w */
/***** menu handling routine. */
/***** void menu_init(void) */
/***** menu_create(1, 78, 1, M_HORIZONTAL, BACK_ATT, BOR_ATT, BOR_ATT, root_amp); */
/***** CSR_ATT, FIRST_ATT, NO_BDR, W_NORMAL, root_amp); */
/***** Config " , CONFIG, 3, root_amp); */
/***** Messages " , MESC, 2, root_amp); */
/***** Quit " , QUIT, 4, root_amp); */

void menu_init(void)
{
    menu_create(1, 78, 1, M_HORIZONTAL, BACK_ATT, BOR_ATT, BOR_ATT, root_amp);
    item_add(" CSR_ATT, FIRST_ATT, NO_BDR, W_NORMAL, root_amp);
    item_add(" Messages " , MESC, 2, root_amp);
    item_add(" Quit " , QUIT, 4, root_amp);
}

/***** Create Config Menu */
menu_create(1, 2, 19, 6, M_VERTICAL, BACK_ATT, BOR_ATT, BOR_ATT, root_amp);
item_add(" Comm Parameters " , PARAM, 1, drop_menus(0));
item_add(" Save Config " , SV_CFG, 1, drop_menus(0));
item_add(" Log filename " , LOGFILE, 1, drop_menus(0));

/***** Create Message Menu */
menu_create(13, 2, 34, 7, M_VERTICAL, BACK_ATT, BOR_ATT, BOR_ATT, root_amp);
item_add(" Initialize Port " , INI_PRT, 1, drop_menus(1));
item_add(" Send Command " , SEND_1, drop_menus(1));
item_add(" Log Messages " , LOGMSG, 1, drop_menus(1));
item_add(" Close Port " , RST_PRT, 1, drop_menus(1));

/***** Create Quit Menu */
menu_create(25, 2, 41, 2, M_VERTICAL, BACK_ATT, BOR_ATT, BOR_ATT, root_amp);
item_add("Quit " , Alt-On-Quit, 0, drop_menus(2));

menu_set(root_amp);
}

```

```

#include "term.h"
/***** GLOBALS */
MENU root_menu, root_amp = &root_menu;
MENU config_mn, msg_mn, quit_mn;
MENU drop_menus[3] = {&config_mn, &msg_mn, &quit_mn};
WINDOW prompt_wn, *status_ptr = &status_wn;
WINDOW temp_wn, *temp_ptr = &temp_wn;
WINDOW send_wn, *send_ptr = &send_wn;
WINDOW rcv_wn, *rcv_ptr = &rcv_wn;
FILE *lfp;

void main()
{
    WINDOW deskpt, *deskptr = &deskpt;
    extern struct param serial;

    init_video(80,25);
    make_desk(deskptr);
    get_config(&serial);
    menu_init();
    while (menu() != QUIT);
    if (serial.status == ON)
        close_serial();
    fclose(lfp);
    menu_close();
    wn_destroy(status_ptr);
    wn_destroy(deskptr);
    end_mouse();
    end_video();
}

/***** This routine sets up the desktop, creating the full screen main window */
/***** and the status window at the bottom of the screen. */
/***** void make_desk(WINDOW *wptr) */
{
    wn_create(0,79,24,DBL_BDR, W_NORMAL, wptr);
    wptr->scroll = 0;
    wn_color(LIGHTGRAY, BLUE, wptr);
    wn_bdr_color(LIGHTGRAY, BLUE, wptr);
    wn_name("FERRO Communication Program",wptr);
    wn_csr_pos(0, 0, wptr);
    add_window(wptr);
    wn_dch(1872, 177, wptr); /* desktop background */

    /* Make status window */
    wn_create(1,24,78,24, NO_BDR, W_NORMAL, status_ptr);
    wn_color(BLUE, LIGHTGRAY, status_ptr);
    add_window(status_ptr);
    wn_dch(0, 0, "Status:", status_ptr);
}

```

```

int menu(void)
(
    int id;
    extern struct param serial;

    m_show();
    id = menu(root_mmp, drop_mmps, 0);
    switch(id)
    (
        case PARAM:
            comm_menu(&serial);
            break;
        case SV_CFG:
            save_config(&serial);
            break;
        case LOGFILE:
            get_logname(&serial);
            break;
        case INIT_PRT:
            if (set_serial(&serial))
                wait_prompt("Unable to initialize serial port.");
            else
                if (serial.status != ON)
                (
                    initserial();
                    init_mouse();
                )
                break;
        case SEND:
            msg_menu();
            break;
        case LOGMSG:
            if (serial.logstat == SERIAL_LOGSTAT)
                (fp = fopen(serial.logname, "at+"));
            else
                fclose(lfp);
            break;
        case RST_PRT:
            if (serial.status == ON)
            (
                closeserial();
                init_mouse();
            )
            break;
        )
    disp_status(&serial);
    return(id);
)

```

```

void menu_close(void)
(
    menu_restore(root_mmp);
    m_hide();
    menu_destroy(root_mmp);
    menu_destroy(drop_mmps[0]);
    menu_destroy(drop_mmps[1]);
    menu_destroy(drop_mmps[2]);
)
)

/* This routine initializes and decodes responses for the communication */
/* parameter pulldown menu. */
void comm_menu(struct param *serial_ptr)
(
    int id;
    MENU comm_mn, *comm_mn_ptr = &comm_mn;

    menu_create(35, 0, 45, 15, M_VERTICAL, BACK_ATT, BDR_ATT,
        CSR_ATT, FIRST_ATT, SGL_BDR, W_NORM, comm_mn_ptr);
    item_add("Port", PORT, 0, comm_mn_ptr);
    item_add("Speed", SPEED, 0, comm_mn_ptr);
    item_add("Parity", PARITY, 2, comm_mn_ptr);
    item_add("Bits", BITS, 0, comm_mn_ptr);
    item_add("Stop bits", STOP_BIT, 0, comm_mn_ptr);
    item_add("Done", DONE, 0, comm_mn_ptr);

    menu_set(comm_mn_ptr);
    while((id = get_menu(comm_mn_ptr, M_GET_EVENT)) != DONE)
    (
        switch(id)
        (
            case PORT:
                set_port(serial_ptr);
                break;
            case SPEED:
                set_speed(serial_ptr);
                break;
            case PARITY:
                set_parity(serial_ptr);
                break;
            case BITS:
                set_bits(serial_ptr);
                break;
            case STOP_BIT:
                set_stop(serial_ptr);
                break;
        )
        m_show();
    )
    mn_close(comm_mn_ptr);
)

```



```

/*****
/* This routine initializes the menu and processes the responses to select */
/* baud rate for the communication port. */
/*****

void set_speed(struct param *s)
{
    int id;
    MENU setmenu;

    menu_create(42, 14, 56, 17, M_VERTICAL, BACK_ATT, BDR_ATT,
               CSR_ATT, FIRST_ATT, SGL_BDR, WM_POPUP, &setmenu);
    item_add(" 1200 Baud", 12, 1, &setmenu);
    item_add(" 2400 Baud", 24, 1, &setmenu);
    item_add(" 9600 Baud", 96, 1, &setmenu);
    menu_set(&setmenu);
    id = do_menu(&setmenu, M_GET_EVENT);
    if(id) s->speed = id*100;
    mn_close(&setmenu);
}

/*****
/* This routine hides the menu specified by the parameter, restores the
/* screen beneath the menu, and releases the memory used by the menu. */
/*****

void mn_close(MENU *mn_ptr)
{
    mn_hide();
    menu_restore(mn_ptr);
    menu_destroy(mn_ptr);
}

/*****
/* This routine displays the communication port status in the status
/* window at the bottom of the screen. */
/*****

void disp_status(struct param *s)
{
    char parity_char;
    char *statstr[2] = {" PORT OFF", " PORT ON "};
    char *logstr[2] = {" LOG OFF", " LOG ON "};

    switch (s->parity)
    {
        case NO_PARITY: parity_char = 'N';
        case EVEN_PARITY: parity_char = 'E';
        case ODD_PARITY: parity_char = 'O';
    }

    mv_cs(10, 0, status_ptr);
    mn_print(statstr_ptr, "CONFID, %d, %c, %d, %d %s Logfile:%s", s->port, s->
    speed,
            parity_char, s->bits, s->stopbit, statstr[s->status],
            logstr[s->logstat], s->logname);
}

```

```

/*****
/* This routine initializes the menu and processes the responses to select */
/* baud rate for the communication port. */
/*****

void set_speed(struct param *s)
{
    int id;
    MENU setmenu;

    menu_create(42, 11, 54, 15, M_VERTICAL, BACK_ATT, BDR_ATT,
               CSR_ATT, FIRST_ATT, SGL_BDR, WM_POPUP, &setmenu);
    item_add(" 1200 Baud", 12, 1, &setmenu);
    item_add(" 2400 Baud", 24, 1, &setmenu);
    item_add(" 9600 Baud", 96, 1, &setmenu);
    menu_set(&setmenu);
    id = do_menu(&setmenu, M_GET_EVENT);
    if(id) s->speed = id*100;
    mn_close(&setmenu);
}

/*****
/* This routine initializes the menu and processes the responses to select */
/* parity for the communication port. */
/*****

void set_parity(struct param *s)
{
    int id;
    MENU setmenu;

    menu_create(42, 12, 56, 16, M_VERTICAL, BACK_ATT, BDR_ATT,
               CSR_ATT, FIRST_ATT, SGL_BDR, WM_POPUP, &setmenu);
    item_add(" NO parity", NO_PARITY + 1, 1, &setmenu);
    item_add(" Even parity", EVEN_PARITY + 1, 1, &setmenu);
    item_add(" Odd parity", ODD_PARITY + 1, 1, &setmenu);
    menu_set(&setmenu);
    id = do_menu(&setmenu, M_GET_EVENT);
    if(id) s->parity = id - 1;
    mn_close(&setmenu);
}

/*****
/* This routine initializes the menu and processes the responses to select */
/* the number of data bits for the communication port. */
/*****

void set_bits(struct param *s)
{
    int id;
    MENU setmenu;

    menu_create(42, 13, 56, 18, M_VERTICAL, BACK_ATT, BDR_ATT,
               CSR_ATT, FIRST_ATT, SGL_BDR, WM_POPUP, &setmenu);
    item_add(" 5 data bits", 5, 1, &setmenu);
    item_add(" 6 data bits", 6, 1, &setmenu);
    item_add(" 7 data bits", 7, 1, &setmenu);
    item_add(" 8 data bits", 8, 1, &setmenu);
    menu_set(&setmenu);
    id = do_menu(&setmenu, M_GET_EVENT);
    if(id) s->bits = id;
    mn_close(&setmenu);
}

```

```

/*****
/* This routine computes the checksum for the packet specified by the
/* parameter. The result is stored in the checksum field of the packet.
*****/
void compute_checksum(unsigned char *packet)
{
    int temp, len, i;
    unsigned char c0 = 0, c1 = 0;

    temp = packet[PLEN];
    len = (temp << 8) + packet[PLEN + 1] + HEAD_LEN;
    packet[len] = 0;
    for(i = 0; i < len + 2; i++)
    {
        c0 += packet[i];
        c1 += c0;
    }
    packet[len] = c0 - c1;
    packet[len + 1] = c1 - (c0 << 1);
}

/*****
/* This routine validates the checksum for the packet specified by the
/* parameter. If the checksum is valid a TRUE value is returned.
*****/
int validate_checksum(unsigned char *packet, int len)
{
    int i;
    unsigned char c0 = 0, c1 = 0;

    for(i = 0; i < len; i++)
    {
        c0 += packet[i];
        c1 += c0;
    }
    return((c0 == 0) && (c1 == 0));
}

/*****
/* This routine gets the communication parameters that are stored in the
/* configuration file and stores them in the structure pointed to by the
/* parameter.
*****/
int get_config(struct param *s)
{
    FILE *fp;

    if ((fp = fopen("FERRO.CFG", "r")) == NULL)
    else
    {
        fscanf(fp, "%d\n%d\n%d\n%d\n%d\n", &(s->port), &(s->speed),
            &(s->parity), &(s->stopbit), &(s->logname));
        fclose(fp);
    }
    /* if default config has log file turn on, open the logfile */
    if(s->logstat)
        fopen(s->logname, "a+");
    return(0);
}

```

```

/*****
/* This routine saves the current communication parameters to the
/* configuration file.
*****/
int save_config(struct param *s)
{
    FILE *fp;

    if ((fp = fopen("FERRO.CFG", "w")) == NULL)
        wait_prompt("Unable to open configuration file.");
    else
    {
        fprintf(fp, "%d\n%d\n%d\n%d\n%d\n", s->port, s->speed, s->parity,
            s->bits, s->stopbit, s->logname, s->logstat);
        fclose(fp);
    }
    return(0);
}

/*****
/* This routine creates a generic window to be used for prompts.
*****/
void put_prompt(char *prompt)
{
    wn_create(1, 20, 70, 22, DBL_BDR, WN_NORMAL, prompt_ptr);
    wn_color(YELLOW, BLUE, prompt_ptr);
    wn_bdr_color(WHITE, BLUE, prompt_ptr);
    add_window(prompt_ptr);
    wn_blist(CENTERED, 0, prompt, prompt_ptr);
}

/*****
/* This routine creates a prompt window, displays a message, and waits for
/* the user to respond by pressing any key.
*****/
void wait_prompt(char *prompt)
{
    wn_create(1, 20, 70, 23, DBL_BDR, WN_NORMAL, prompt_ptr);
    wn_color(YELLOW, BLUE, prompt_ptr);
    wn_bdr_color(WHITE, BLUE, prompt_ptr);
    add_window(prompt_ptr);
    wn_blist(CENTERED, 0, prompt, prompt_ptr);
    wait_event();
    del_wn(prompt_ptr);
}

```

```

/*****
/* This routine initializes and displays the transmit window.
*****/
void add_send_wn(void)
(
    wn_create( 22, 2, 78, 12, DBL_BDR, WN_NORMAL, send_ptr);
    wn_color(YELLOW, BLUE, send_ptr);
    wn_bdr_color(WHITE, BLUE, send_ptr);
    wn_name(" Send ", send_ptr);
    add_window(send_ptr);
)
/*****
/* This routine initializes and displays the receive window.
*****/
void add_rcv_wn(void)
(
    wn_create( 22, 13, 78, 23, DBL_BDR, WN_NORMAL, rcv_ptr);
    wn_color(YELLOW, BLUE, rcv_ptr);
    wn_bdr_color(WHITE, BLUE, rcv_ptr);
    rcv_ptr->eol_wrap = 1;
    add_window(rcv_ptr);
)
/*****
/* This routine clears and releases the memory used by the window specified *
/* by the parameter.
*****/
void del_wn(WINDOW *wptr)
(
    wn_clear(wptr);
    remove_window(wptr);
    wn_destroy(wptr);
)
/*****
/* This routine displays a prompt window and gets the digits for Cycle # *
/* and CycleDay to send in the Restart command packet.
*****/
int get_days(unsigned char *days)
(
    unsigned char cyclestr(63) = "Cycle: 00 Day in cycle: 00";
    int c,d, result;

    wn_create( 25, 10, 83, 15, DBL_BDR, WN_NORMAL, temp_ptr);
    wn_color(YELLOW, BLUE, temp_ptr);
    wn_bdr_color(WHITE, BLUE, temp_ptr);
    add_window(temp_ptr);
    wn_plat(CENTERED, 0, "Enter Cycle and Cycle Day:", temp_ptr);
    result = wn_gets(cyclestr, "Cycle: #", temp_ptr->att, STRIP_ON, temp_ptr);
    sscanf(cyclestr, "%2d%2d", &c, &d, &e);
    days[1] = (unsigned char) c;
    days[2] = (unsigned char) d;
    del_wn(temp_ptr);
    return(result);
)
/*****
/* This routine displays a prompt window and gets the digits to send in the *
*****/

```

```

/*****
/* parameter packet.
*****/
void get_param(unsigned char *params) /* add to term.c */
(
    unsigned char paramstr(25) = "Byte1: 00 Byte2: 00";
    int c,d;

    wn_create(25, 10, 65, 15, DBL_BDR, WN_NORMAL, temp_ptr);
    wn_color(YELLOW, BLUE, temp_ptr);
    wn_bdr_color(WHITE, BLUE, temp_ptr);
    add_window(temp_ptr);
    wn_plat(CENTERED, 0, "ENTER PARAMETER BYTES:", temp_ptr);
    wn_car_pos(3,5, temp_ptr);
    wn_gets(paramstr, "Byte1: ", temp_ptr->att, STRIP_ON, temp_ptr);
    sscanf(paramstr, "%2x%2x", &c, &d);
    params[1] = c; /* stuff pkt w/ params */
    params[2] = d;
    del_wn(temp_ptr);
)
/*****
/* This routine displays a prompt window to get a new name for the log *
/* file. No file extension is should be entered.
*****/
void get_logname(struct param *s)
(
    char logstr(25) = "file name: _____.log";

    wn_create( 15, 10, 70, 15, DBL_BDR, WN_NORMAL, temp_ptr);
    wn_color(YELLOW, BLUE, temp_ptr);
    wn_bdr_color(WHITE, BLUE, temp_ptr);
    add_window(temp_ptr);
    wn_plat(CENTERED, 0, "Enter the new name of the LOG file.", temp_ptr);
    wn_car_pos(3,5, temp_ptr);
    wn_gets(logstr, "file name: ", temp_ptr->att, STRIP_ON, temp_ptr);
    sscanf(logstr, "%25s", s->logname);
    strcat(s->logname, ".log");
    del_wn(temp_ptr);
)

```

```

#include <stdio.h>
/* This routine receives a packet from the experiment board, checking for
errors along the way.
*/
int rcv_packet(unsigned char *packet, int *data_len)
{
    time_t btime;
    int i, idx = 0, result;
    unsigned char ch;

    for(i=0; i < MAX_PACKET; packet[i++] = '\0');
    btime = time(NULL);
    /* wait for beginning of packet flag */
    while(((result = getc_serial(ch)) != ERROR) && ch != FLAG)
        if ((time(NULL) - btime) > TIME_OUT)
            /* Timed out waiting for FLAG */
            wait_prompt("TIME OUT! Did not receive beginning of packet flag.");
            return(idx);
        if(result == ERROR) return(idx); /* Didn't receive char */
        packet[idx++] = ch;

    /* compute size of data field */
    if((result = get_packet_byte(ch)) == ERROR) return(idx);
    *data_len = ((unsigned int) ch << 8);
    packet[idx++] = ch;

    while(idx < *data_len + OVERHEAD)
        if((result = get_packet_byte(ch)) == ERROR) return(idx);
        *data_len = ((unsigned int) ch);
        packet[idx++] = ch;

    if(result == FLAG) /* necessary to disp all chars rec'd */
        packet[idx++] = ch;
        return(idx);
    }
    packet[idx++] = ch;
    return(OK);
}

```

```

int getc_serial(unsigned char *ch)
{
    time_t btime;
    int result;

    btime = time(NULL);
    while((result = getc_buf()) == ERROR)
        if ((time(NULL) - btime) > TIME_OUT)
            /* wait prompt "TIME OUT! Waiting for char from serial port." */
            return(ERROR);
            return(result);
            /* ch = (unsigned char) result;
            return(OK);
            */

    /* This routine assembles and transmits a packet. Pointers to the packet
buffer and the data to be transmitted are passed as parameters as is the
length of the data field.
*/
int send_packet(unsigned char *pkt, unsigned char *data, unsigned char data_len,
unsigned int id)
{
    int i;

    pkt[0] = FLAG;
    pkt[PLEN] = ((unsigned char)((data_len & 0xffff) >> 8));
    pkt[PLEN + 1] = ((unsigned char)(data_len & 0xffff));
    /* 1st byte error address */
    pkt[12] = 0x01;
    /* low byte error address */
    pkt[13] = 0x01;
    /* high byte source address */
    pkt[14] = 0x01;
    /* low byte source address */
    pkt[15] = 0x01;
    pkt[17] = (id == SDOOM ? 0x00 : 0x08); /* set ctrl field */

    nd ack 08; /* not used */
    pkt[18] = 0x00;
    for(i=0; i < data_len; i++)
        pkt[i + HEAD_LEN] = data[i];
    compute_checksum(pkt);
    if(serial_out(pkt[0]) == TIME_OUT)
        return(TIME_OUT);
    for(i=1; i < OVERHEAD + data_len; i++)
        if(serial_out(pkt[i]) == TIME_OUT)
            return(TIME_OUT);
        else
            if(pkt[i] == FLAG) /* wait double flag if */
                if(serial_out(FLAG) == TIME_OUT) /* not beginning of pkt
                    return(TIME_OUT);
                }
            return(OK);
}

```

```

/*****
 * This routine gets a byte from the serial port using the getc_serial
 * function. If a FLAG character is received, a second FLAG is checked
 * for. If the second FLAG is received, the character is returned.
 * Otherwise, an error message is displayed and an error code returned.
 *****/
int get_packet_byte(unsigned char *ch_ptr)
{
    if(getc_serial(ch_ptr) == ERROR) return(ERROR);
    if(*ch_ptr == FLAG)
    {
        if(getc_serial(ch_ptr) == ERROR) return(ERROR);
        if(*ch_ptr != FLAG)
            wait_prompt("ERROR! Received single FLAG char in body of packet");
        return(FLAG);
    }
    return(OK);
}
/*****
 * This routine displays a packet that has been received. The packet is
 * parsed and labels are displayed in the window to highlight the header,
 * data, and checksum fields. If the logging has been selected, all
 * displayed characters are echoed to the log file.
 *****/
void disp_packet(WINDOW *wn_ptr, unsigned char *pk, unsigned int data_len)
{
    int i = 0;
    extern struct param serial;
    extern FILE *lfp;
    wn_ptr = wn_ptr;
    if(serial.logstat) fprintf(lfp, "Header: ");
    while (i < HEAD_LEN)
    {
        wn_ptr = wn_ptr;
        if(serial.logstat) fprintf(lfp, "%02X ", pk(i));
        i++;
    }
    while (i < data_len + HEAD_LEN)
    {
        if((i-HEAD_LEN) % 10)
        {
            wn_ptr = wn_ptr;
            if(serial.logstat) fprintf(lfp, "\nData: ");
        }
        wn_ptr = wn_ptr;
        if(serial.logstat) fprintf(lfp, "%02X ", pk(i));
        i++;
    }
    wn_ptr = wn_ptr;
    if(serial.logstat) fprintf(lfp, "\nChecksum: %02X %02X\n", pk(i-1), pk(i));
    if(serial.logstat) fprintf(lfp, "\nChecksum: %02X %02X\n", pk(i-1), pk(i));
}

```

```

/*****
 * If an error is detected during the reception of a packet, this routine
 * is called to display all bytes that have been received to the point of
 * error, including the byte that caused the error.
 *****/
void disp_error_packet(WINDOW *wn_ptr, unsigned char *pk, int data_len)
{
    int i;
    extern struct param serial;
    extern FILE *lfp;
    wn_ptr = wn_ptr;
    if(serial.logstat) fprintf(lfp, "Error during packet reception\n");
    if(serial.logstat) fprintf(lfp, "Following bytes rec'd before error:\n");
    if(data_len >= 0)
    {
        for(i=0; i < data_len; i++)
        {
            if((i % 10))
            {
                wn_ptr = wn_ptr;
                if(serial.logstat) fprintf(lfp, "\nData: ");
            }
            wn_ptr = wn_ptr;
            if(serial.logstat) fprintf(lfp, "%02X ", pk(i));
        }
    }
}

```

## INITIAL DISTRIBUTION LIST

1. Defense Technical Information Center 2  
Cameron Station  
Alexandria, Virginia 22304-6145
2. Library, Code 52 2  
Naval Postgraduate School  
Monterey, California 93943-5000
3. Chairman, Code EC 1  
Department of Electrical and Computer Engineering  
Naval Postgraduate School  
Monterey, California 93943-5000
4. Chairman, Code SP 1  
Space Systems Academic Group  
Naval Postgraduate School  
Monterey, California 93943-5000
5. Prof. F. Terman, Code EC/Tz 1  
Department of Electrical and Computer Engineering  
Naval Postgraduate School  
Monterey, California 93943-5000
6. LT Terry G. Tutt 1  
107 Acorn Court  
Kingsland, Georgia 31548