Self-Checking State Machine Realization in CMOS.

Abstract

In this reporting period we have accomplished the following: (i) Developed a procedure for totally self-checking (TSC) checker design for m-out-of-2m codes at the transistor level. (ii) Derived a technique for designing TSC fault-tolerant systems.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Dec 31, 1994
Accession Number
ADA289149

Entities

People

  • A. Walker
  • P. K. Lala

Organizations

  • North Carolina Agricultural and Technical State University

Tags

Communities of Interest

  • Advanced Electronics

DTIC Thesaurus Topics

  • Abstracts
  • Comparators
  • Detection
  • Determinants (Mathematics)
  • Electrical Engineering
  • Engineering
  • Fault Tolerance
  • Guarantees
  • Military Research
  • North Carolina
  • Redundancy
  • Transistors
  • Unidirectional
  • Universities

Fields of Study

  • Physics

Readers

  • Aquatic Ecology
  • Integrated Circuit Design and Technology.
  • Software Engineering