Accelerating Conservative Parallel Simulation of VHDL Circuits

Abstract

This research effort considers heuristic and cost model based techniques for the optimal partitioning of VHDL circuits for parallel simulation. Correlation statistics are gathered on a wide variety of graph-based a priori parameters. Linear regression is used to identify significant parameters for inclusion in a representative cost model. Driving a greedy search, this cost model is used to improve upon initial heuristic partitions. The influence of feedback dominated previous research so a no-feedback algorithm is used to create the initial partition The circuits studied range from 1,050 to 4,243 gates.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Dec 01, 1994
Accession Number
ADA289317

Entities

People

  • Joel F. Hurford

Organizations

  • Air Force Institute of Technology

Tags

Communities of Interest

  • Ground and Sea Platforms

DTIC Thesaurus Topics

  • Air Force
  • Algorithms
  • Classification
  • Computations
  • Computer Programs
  • Computers
  • Literature Surveys
  • Logic Gates
  • Mathematical Models
  • Operating Systems
  • Parallel Computing
  • Parallel Processing
  • Simulations
  • Simulators
  • Standards
  • Statistical Analysis
  • Statistics

Readers

  • Computational Modeling and Simulation
  • Integrated Circuit Design and Technology.
  • Operations Research