





**HYBRID VIDEO AMPLIFIER CHIP SET
FOR
HELMET-MOUNTED VISUALLY COUPLED SYSTEMS**

Jeff A. Ross

**LOGICON TECHNICAL SERVICES, INC.
P.O. BOX 317258
DAYTON, OHIO 45431-7258**

Dean Kocian

**CREW SYSTEMS DIRECTORATE
HUMAN ENGINEERING DIVISION
WRIGHT-PATTERSON AFB, OHIO 45433-7022**



NOVEMBER 1994

19950425 054

FINAL REPORT FOR THE PERIOD MARCH 1992 TO NOVEMBER 1993

Approved for public release; distribution is unlimited

**AIR FORCE MATERIEL COMMAND
WRIGHT-PATTERSON AIR FORCE BASE, OHIO 45433-7022**

NOTICES

When US Government drawings, specifications, or other data are used for any purpose other than a definitely related Government procurement operation, the Government thereby incurs no responsibility nor any obligation whatsoever, and the fact that the Government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise, as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

Please do not request copies of this report from the Armstrong Laboratory. Additional copies may be purchased from:

National Technical Information Service
5285 Port Royal Road
Springfield, Virginia 22161

Federal Government agencies and their contractors registered with the Defense Technical Information Center should direct requests for copies of this report to:

Defense Technical Information Center
Cameron Station
Alexandria, Virginia 22314

DISCLAIMER

This Special Report is published as received and has not been edited by the Technical Editing Staff of the Armstrong Laboratory.


TECHNICAL REVIEW AND APPROVAL

AL/CF-SR-1994-0031

This report has been reviewed by the Office of Public Affairs (PA) and is releasable to the National Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nations.

This technical report has been reviewed and is approved for publication.

FOR THE COMMANDER



KENNETH R. BOFF, Chief
Human Engineering Division
Armstrong Laboratory

REPORT DOCUMENTATION PAGE

Form Approved
OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.

1. AGENCY USE ONLY (Leave blank)		2. REPORT DATE November 1994	3. REPORT TYPE AND DATES COVERED Final Report for Mar 92 - Nov 93	
4. TITLE AND SUBTITLE HYBRID VIDEO AMPLIFIER CHIP SET FOR HELMET-MOUNTED VISUALLY COUPLED SYSTEMS			5. FUNDING NUMBERS PE 63231F PR 3257 TA 03 WU 03	
6. AUTHOR(S) Jeff A. Ross, P.E. Dean Kocian			8. PERFORMING ORGANIZATION REPORT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Logicon Technical Services, Inc. P.O. Box 317258 Dayton OH 45431-7258			10. SPONSORING / MONITORING AGENCY REPORT NUMBER AL/CF-SR-1994-0031	
9. SPONSORING / MONITORING AGENCY NAME(S) AND ADDRESS(ES) Armstrong Laboratory, Crew Systems Directorate Human Engineering Division Human Systems Center Air Force Materiel Command Wright-Patterson AFB OH 45433-7022			11. SUPPLEMENTARY NOTES	
12a. DISTRIBUTION / AVAILABILITY STATEMENT Approved for public release; distribution is unlimited.			12b. DISTRIBUTION CODE	
13. ABSTRACT (Maximum 200 words) This paper discusses a new wide-bandwidth Hybrid Video Amplifier Chip Set (HVACS) developed in conjunction with a Quick Disconnect Connector (QDC) with primary application to helmet-mounted displays(HMD). Its major objective is to provide improved control and modulation of the video signal at the cathode ray tube (CRT) while permitting an off-helmet location that places the final video amplification stage much further from the CRT than is the case for direct-view chassis mounted CRTs. The results of this work are being incorporated into a standard pilot-vehicle interface for helmet displays and sights by the Air Force. It is also hoped that this work will lead to an off-the-shelf device for military and industrial applications of helmet displays that utilize helmet-mounted CRT image sources.				
14. SUBJECT TERMS Integrated Circuits, Hybrids, Amplifiers, Video, Displays, Helmet-Mounted Displays, Visually-Coupled Systems			15. NUMBER OF PAGES 6	
			16. PRICE CODE	
17. SECURITY CLASSIFICATION OF REPORT UNCLASSIFIED	18. SECURITY CLASSIFICATION OF THIS PAGE UNCLASSIFIED	19. SECURITY CLASSIFICATION OF ABSTRACT UNCLASSIFIED	20. LIMITATION OF ABSTRACT UNLIMITED	

Distribution /	
Availability Codes	
Dist	Avail and/or Special
A-1	

THIS PAGE INTENTIONALLY LEFT BLANK

HYBRID VIDEO AMPLIFIER CHIP SET FOR HELMET MOUNTED VISUALLY COUPLED SYSTEMS

Jeff A. Ross, P.E.
Logicon Technical Services, Inc.
Dayton, Ohio 45433

Dean Kocian
Armstrong Laboratory
Dayton, Ohio 45433

Abstract

This paper discusses a new wide-bandwidth Hybrid Video Amplifier Chip Set (HVACS) developed in conjunction with a Quick Disconnect Connector (QDC) with primary application to helmet mounted displays (HMD). Its major objective is to provide improved control and modulation of the video signal at the cathode ray tube (CRT) while permitting an off-helmet location that places the final video amplification stage much further from the CRT than is the case for direct-view chassis mounted CRTs. The results of this work are being incorporated into a standard pilot-vehicle interface for helmet displays and sights by the Air Force. It is also hoped that this work will lead to an off-the-shelf device for military and industrial applications of helmet displays that utilize helmet-mounted CRT image sources.

Introduction

Background

The proliferation of HMD applications relative to virtual reality and direct information display has led to increased requirements for video performance. A noninterlaced video display format of 1280 x 1024 requires a video bandwidth slightly greater than 100Mhz for proper reproduction of the source video signal. Another requirement stems from the cockpit environment which is subject to high ambient light conditions. This further exacerbates the video HMD design effort in that the CRT may be required to produce several thousand foot-lamberts luminance for adequate display brightness. Therefore, the impact on the video amplification electronics is a dual requirement of wide bandwidth at large voltage swing. This particular signal profile requirement is common to essentially all direct-view, projection, and helmet mounted displays. However, unique to the HMD is the problem of how to provide this CRT drive capability to the electrodes of the CRT when the CRT is mounted in the helmet. There has been considerable effort over the years to develop HMD technology with a variety of configurations used to provide the required high performance video signal to the CRTs. The location of the final video amplification stage has been a subject given considerable attention relative to the associated tradeoffs.

Objective

The primary objective of this effort was to develop a hybrid integrated circuit chip set capable of providing the necessary video drive envelop for CRT configured helmet systems displaying either stroke symbology or raster imagery/symbology while permitting an off-helmet location for the drive electronics. A secondary objective was to produce a signal transmission and packaging concept that would be compatible with a standardized pilot-vehicle interface comprising a ground egress and ejection-capable, high-voltage, quick-disconnect connector, and wiring harness system.




Figure 1 - QDC/HVACS System Configuration

System Configuration

Quick-Disconnect Connector

Figure 1 depicts the basic system concept for the QDC and its associated wiring harness. The University of

Dayton Research Institute (UDRI) was selected to provide the mechanical and thermal design of the QDC and Reynolds Industries Incorporated was selected to implement the QDC and wiring harness design. The QDC-specific wiring harness is considered to run from its mating interface to the helmet mounted CRTs and helmet sight sensor, denoted as positions 8, 9 and 10, to its mating interface with the panel mounted connector (PMC) denoted as position 4. In addition to providing a standardized interface, the primary functions of the QDC and wiring harness assembly are to provide arc-free disconnects during ground egress in explosive vapor environments, facilitate separation during aircraft ejections, provide compatible transport of high voltage power and wideband video signals to the helmet and low-noise low level signals from the helmet to aircraft electronics. The current version of the QDC provides 8 high voltage and 54 signal leads to support a binocular helmet display with 2 CRTs and a helmet tracker system. System serial read only memories (ROMs) are used for CRT and helmet mounted sensor (HMS) characterizations.

CRTs used for high performance video applications normally have the final video signal amplification stage mounted within a few inches of the CRT. This type of circuit topology minimizes the signal performance degrading effects associated with stray and load capacitance as well as electromagnetic and radio interference (EMI/RFI). As shown in the circuit analysis portion of this paper, among the most important system design issues is the location of the video amplifier portion of the HVACs. Referring again to Figure 1, at least 4 locations might be hypothesized for the location of the video amplifier. These potential locations are at the helmet, just off the helmet, in the QDC, or at the panel. A helmet mounted location near the CRT is ideal for ensuring maximum signal bandwidth and minimum signal noise. However, this choice only exacerbates critical helmet weight and thermal design considerations associated with most VCS configurations. A mounting location just off the helmet is not compatible with most VCS configurations. It presents possibilities for interference with the ejection seat pitot tube air flow and parachute riser line deployment. A panel mounted location requires a long transmission line and presents increased susceptibility to the signal degrading effects of distributed capacitance and EMI/RFI. Therefore, a mounting location in the aircraft side of the QDC, as shown in Figure 2, was selected for this effort because it offers a reasonable set of compromises for signal bandwidth, signal integrity, thermal cooling, and operational safety.

Video Processor Hybrid

M.S. Kennedy Corporation was selected to hybridize the video processor and video amplifier circuit designs. The video processor hybrid (ALVP100) is comprised of the circuits which provide low-level video signal gain, contrast adjust, blanking, black level clamp, and DC bias. Figure 3 shows the block diagram for the ALVP100.




Figure 2 - Quick-Disconnect Connector




Figure 3 - Video Processor Hybrid

Integral to the wideband performance of this hybrid is a Comlinear CLC404 current-feedback differential amplifier integrated circuit (IC) that has a nominal frequency response of 165Mhz and the capability to drive a 75 ohm line. This device is used as a differential/summing amplifier to process the video and black level signals. The contrast function is achieved by a "T" configured DC controlled MOSFET attenuator circuit. Low capacitance Siliconix SD210 MOSFETs are used in the attenuator to minimize amplitude reduction versus frequency.

Stable DC performance of the ALVP100 is achieved by the black level clamp circuit which is an LF156A FET-input operational amplifier IC configured as a sample and hold amplifier. A sample of the video amplifier DC output voltage is taken during the blanking interval. This clamp circuit provides a DC correction voltage to the differential/summing amplifier during active video which DC stabilizes the video processor and video amplifier loop. A bias adjustment signal provides a DC offset voltage to enable alignment of the video signal and, thus, ensure linear operation of the video amplifier hybrid.

The video processor and video amplifier hybrid packages are shown in Figure 4. An 18 pin TUB that measures approximately 0.975" x 0.775" x 0.190" (l x w x h) houses the video processor circuit. The nominal power dissipation is approximately 1.0W.




Figure 4 - HVACS Packages

Video Amplifier Hybrid

Figure 5 is a block diagram of the video amplifier hybrid (ALVA100). The device is designed to provide cathode video modulation and grid1 (G1) DC bias to the CRT. An important reason for selecting cathode drive versus differential drive is that dual electrode drive affects the G1/G2 crossover point setting leading to undesirable spot size conditions [1, 2]. Also, differential drive circuits are susceptible to response time differences which may become significant at higher operating frequencies. The amplifier drive challenge has been to design the drive electronics to provide the required wideband voltage swing to ensure a high brightness and high resolution CRT display. CRT manufacturers such as Hughes Display Products may consider as a design goal a cutoff potential of about 70V to 80V with a full luminance drive capability approaching 50V.

The drive envelop is achieved by a buffered cascode amplifier design which provides a frequency response of greater than 100Mhz at voltage swings up to 50V into an 8.0pf load [3]. Excellent swing and response performance is obtained by using the Motorola MRF544/545 series bipolar transistors for the amplifier.

G1 bias is provided by a Harris HA2525 high speed operational amplifier IC controlling a high voltage bipolar

transistor to achieve an extended DC range from 5V to -50V. The +60V output from the cathode amplifier and the -50V output from the G1 amplifier provide a maximum CRT cutoff voltage approaching 110V. A CRT phosphor protect function is achieved by an active switch used to clamp the G1 amplifier control voltage to 0V which causes the output of the G1 amplifier to be pulled to -50V during system failures.




Figure 5 - Video Amplifier Hybrid

The LM135 precision temperature sensor IC is used to monitor the substrate temperature of the ALVA100. It generates a DC voltage which changes at the rate of approximately 10mV/°C. This voltage is compared to a fixed reference voltage through an LM111 linear comparator IC to generate a temperature fault signal when approximately 90% (135°C) of the active component maximum junction temperature is exceeded. Refer to Figure 4 for the video amplifier hybrid package. The package is a power pack measuring about 1.5" x 1.0" x 0.2" and has a nominal power consumption of about 6.7W at a video modulation of 70%.

System Performance

Pulse Response

A primary performance concern associated with the HVACS as a system is its increased pulse response time as a function of cable, stray, and load capacitance. Table 1 shows equivalent bandwidths for various cable lengths and load capacitances. A transmission line may be modeled as

a series of low pass filters per unit length that progressively attenuate the transmitted signal [4]. Pulse response tests were performed using an evaluation printed circuit board, various lengths of 95 ohm Cheminax #9530H1014 coaxial cable, and various load capacitances. A HP8082A pulse generator and TEK2465B oscilloscope were used to evaluate response time performance. The output response times were adjusted by square-root-sum-of-squares to eliminate source input response. Resultant response times were converted to an equivalent first-order bandwidth. Load capacitance consists of FET probe, CRT equivalent, and estimated stray capacitances. Figure 6 shows the HVACS pulse response at the end of four feet of cable with C(load) of 4.5pf. The equivalent bandwidth of this response is about 100 Mhz.

Cable Length	Load Capacitance	Equivalent Bandwidth
6 feet	3.5 pF	94.7 MHz
6 feet	6.5 pF	92.2 MHz
10 feet	3.5 pF	85.1 MHz
10 feet	6.5 pF	80.4 MHz

Table 1 - Equivalent Bandwidths




Figure 6 - Pulse Response

Frequency Response

Figure 7 shows the sweep frequency response of the HVACS. This test was performed at an output voltage swing of 50Vpp using a HP3577B network analyzer. Again the output measurement was made at the end of four feet of cable with a load capacitance of 4.5pf. Table 2 shows the salient performance specifications of the HVACS.

Conclusion

The HVACS provides a 100Mhz capability for unterminated cable lengths of up to four feet and nominal CRT electrode capacitances. Also, modulation capability provides ample CRT drive to meet high brightness requirements for HMDs. The QDC system provides an

effective means of signal-to-CRT interface while ensuring pilot ease of use and safety upon ejection. Display resolution and brightness objectives are maintained through the integrated approach of the HVACS and QDC.




Figure 7 - Frequency Response

Device	Frequency Response (-3dB)	Gain Flatness (<70 MHz)	Step Response (10%-90%)	Voltage Swing
ALVP100	150.0 MHz	± 1.0 dB	2.33 ns	3.0 V _{p-p}
ALVA100 K Amp	100.0 MHz	± 1.0 dB	3.50 ns	50.0 V _{p-p}
G1 Amp	350.0 KHz	-----	1000.0 ns	55.0 V _{p-p}

Table 2 - Hybrid Specifications

References

1. Buchroeder, R.A. and Kocian, D. F., Display System Analysis for the LHX Helicopter Application, US Air Force Armstrong Aerospace Medical Research Laboratory, Wright-Patterson AFB OH, 1989, AAMRL-TR-89-001.
2. Moss, Hilary, Narrow Angle Electron Guns and Cathode Ray Tubes, New York, NY, Academic Press, 1968.
3. Motorola RF Device Data, A High-Performance Video Amplifier for High-Resolution CRT Applications, AN1020, Volume II, Revision 4, DL110, Q3/91.
4. Blood, William R. Jr., Delaune, Jon M., and Prioste, Jerry E., Transmission Line Theory, Chapter 7, Motorola MECL System Design Handbook, 3rd Edition, May, 1980.