Verifying the Performance of the PCI Local Bus using Symbolic Techniques,
Abstract
Symbolic model checking is a successful technique for checking properties of large finite-state systems. This method has been used to verify a number of real-world hardware designs. This methodology, however, is not able to determine timing or performance properties directly. Since these properties are extremely important in the design of high-performance systems and in time-critical applications, we have extended model checking techniques to produce timing information. These results allow a more detailed analysis of a model than is possible with tools that simply determine whether a property is satisfied of not. We present algorithms that determine the exact bounds on the delay between two specified events and the number of occurrences of another event in all such intervals. To demonstrate how our method works, we have modelled the PCI local bus and analyzed its temporal behavior. These results show the usefulness of this technique in analyzing complex modern designs.
Document Details
- Document Type
- Technical Report
- Publication Date
- Jun 18, 1996
- Accession Number
- ADA311441
Entities
People
- E. Clarke
- M. Minea
- S. Campos
- W. Marrero
Organizations
- Carnegie Mellon University