Software Fault Tolerance for Parallel Signal Processors

Abstract

Military combat weapon systems are becoming increasingly reliant on advanced multiprocessor computer architectures to execute powerful real-time signal processing algorithms. These multiprocessor computer architectures must meet stringent system reliability, availability, and maintainability requirements. This paper addresses software-based fault tolerance techniques that can leverage inherent capabilities of multiprocessor computers to minimize overall system hardware redundancy requirements and provide quick, flexible fault detection, isolation, and recovery. An AEGIS SPY radar signal processing system example is used to illustrate fault tolerance approaches being jointly developed by MIT Lincoln Laboratory and Lockheed Martin Naval Electronic and Surface Surveillance.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Jul 19, 2000
Accession Number
ADA381004

Entities

People

  • Jeremy Kepner
  • Nathan Doss
  • Paul Monticciolo
  • Rathin Putatunda

Organizations

  • Massachusetts Institute of Technology

Tags

Communities of Interest

  • Energy and Power Technologies
  • Materials and Manufacturing Processes
  • Weapons Technologies

DTIC Thesaurus Topics

  • Computations
  • Computer Programming
  • Computer Programs
  • Computers
  • Computing System Architectures
  • Detection
  • Detectors
  • Fault Tolerance
  • Parallel Computing
  • Parallel Processing
  • Parallel Processors
  • Processing Equipment
  • Reliability
  • Resource Management
  • Signal Processing
  • Software Development
  • Standards

Fields of Study

  • Computer science
  • Engineering

Readers

  • Aerospace Engineering
  • Fault Tolerant Diagnosis of Black and White Balloon Isolation Tests Using ¥.
  • Parallel and Distributed Computing.

Technology Areas

  • Microelectronics