Design, Implementation, and Testing of a High Performance Summation Adder for Radar Image Synthesis
Abstract
This thesis documents the schematic design, simulation, and fabrication mask layout of a high-peed 16- bit summation adder to be integrated into the Digital Image Synthesizer (DIS) Application Specific Integrated Circuit (ASIC) . The DIS is a single-chip false target radar image generator to be used in countering wide band imaging radars. The DIS will calculate the false target image in 512 range bins. Each range bit utilizes two identical 16-bit binary adders. The 16-Bit Adder must compute the sum of two 16-bit numbers, providing a 16-bit sum, carry output, and overflow detection bit. The stated goal is for this adder to perform all of these functions in one pipeline stage while being clocked at 600 MHz. The first part of the design process includes an extensive analysis to utilize the fewest gates in designing the simplest adder that can achieve the 600 MHz goal. SPICE net lists are extracted from these schematic designs and simulations conducted to verify logic functionality and propagation speed. Mask layout of the verified design is constructed using a CMOS 0.18 micron process utilizing deep sub-micron technology with six metal interconnect layers. The mask layout design is verified by ensuring all design rule checks (DRC) and layout versus schematic (LVS) checks are satisfied. In addition, conclusions and recommendations are provided to assist other DIS project members in using this adder and the aforementioned design process for additional components of the DIS ASIC.
Document Details
- Document Type
- Technical Report
- Publication Date
- Sep 01, 2001
- Accession Number
- ADA397237
Entities
People
- Craig A. Amundson
Organizations
- Naval Postgraduate School