An Interconnect-Centric Approach for Adapting Voltage and Frequency in Heterogeneous System-on-a-Chip
Abstract
This dissertation proposes a power-aware SoC design methodology, which is characterized by four key elements. First, SoC infrastructure is developed specifically to create modularity in both the physical floorplan, and application. Second, a statically scheduled interconnect approach eases physical design, limits network overhead, and assures predictable interconnect behavior. This interconnect approach is well suited for signal processing applications critical to portable electronics, including video and speech coding, graphics, and cryptography. Third, system modularity is exploited for power savings by allowing the independent development and use of reconfigurable processing cores. Dynamic parameterization is proposed as a formalism for run-time reconfiguration of these cores. Finally, interconnect behavior monitoring is used to estimate core utilization and control individual voltage and frequency scaling for each core.
Document Details
- Document Type
- Technical Report
- Publication Date
- Sep 29, 2003
- Accession Number
- ADA417581
Entities
People
- Andrew J. Laffely
Organizations
- University of Massachusetts Amherst