Beamforming for Radar Systems on COTS Heterogeneous Computing Platforms

Abstract

The introduction of high-speed, analog-to-digital converters has resulted in many of the traditional front-end and sub-array combining functions of multi-function, phased-array radar systems being performed in the digital rather than in the analog domain. Due to the intense amount of processing that is required, many of these functions had to be realized in hardware. This was originally accomplished using VLSI ASICs. However, the advent of multi-million, gate field-programmable gate arrays (FPGA) has permitted these complex digital processing functions to be put in small packages with a degree of design flexibility that is normally associated only with software. This permits more of the radar functions to be realized in commercial off-the-shelf (COTS) hardware by obviating the need for full-custom VLSI in many cases. The incorporation of FPGA technology into COTS processing subsystems permits more complex designs to be created than could be achieved by general-purpose or digital signal processors alone. Simply incorporating FPGAs into single board computers could solve many signal processing problems. However, because of the complexity of the signal processing in a multifunction radar system, a distributed, parallel-processing architecture is usually required. In addition, the trend toward an increasing number of input channels and the formation of a greater number of simultaneous beams requires a high degree of interconnection among the processing elements. Therefore, the technology used to interconnect the computing elements must be flexible enough to accommodate different architectures and system requirements. Furthermore, the interconnection technology should be scalable enough to enable early design prototyping as well as system deployment over a wide range of mission platforms. Thirty briefing charts summarize the presentation.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Aug 20, 2004
Accession Number
ADA428758

Entities

People

  • Jeffrey A. Rudin

Tags

DTIC Thesaurus Topics

  • Arithmetic Units
  • Arrays
  • Compression
  • Computers
  • Computing System Architectures
  • Dynamic Range
  • Field Programmable Gate Arrays
  • Information Operations
  • Instructions
  • Parallel Computing
  • Parallel Processing
  • Phased Array Radar
  • Phased Arrays
  • Platforms
  • Pulse Compression
  • Radar
  • Signal Processing

Readers

  • Integrated Circuit Design and Technology.
  • Phased Array Antenna Design.
  • Software Engineering.