

Memory System Support for Image Processing

Lixin Zhang, John B. Carter, Wilson C. Hsieh, and Sally A. McKee

{lizhang | retrac | wilson | sam}@cs.utah.edu
<http://www.cs.utah.edu/projects/impulse>¹

UUCS-99-002

Department of Computer Science
3190 Merrill Engineering Building
University of Utah
Salt Lake City, UT 84112
February 23, 1999

Abstract

Processor speeds are increasing rapidly, but memory speeds are not keeping pace. Image processing is an important application domain that is particularly impacted by this growing performance gap. Image processing algorithms tend to have poor memory locality because they access their data in a non-sequential fashion and reuse that data infrequently. As a result, they often exhibit poor cache and TLB hit rates on conventional memory systems, which limits overall performance. Most current approaches to addressing the memory bottleneck focus on modifying cache organizations or introducing processor-based prefetching. The Impulse memory system takes a different approach: allowing application software to control how, when, and where data are loaded into a conventional processor cache. Impulse does this by letting software configure how the memory controller interprets the physical addresses exported by a processor. Introducing an extra level of address translation in the memory controller enables an application to dynamically change how its data are fetched from memory. Data that is sparse in memory can be accessed densely, which improves both cache and TLB utilization, and Impulse hides memory latency by prefetching data within the memory controller. We describe how Impulse improves the performance of three image processing algorithms: *volume rendering*, *image warping*, and *image filtering*. We find that for these codes, an Impulse memory system yields speedups of 40% to 226% over an otherwise identical machine with a conventional memory system.

Keywords: memory architecture, memory latency, memory bandwidth, bus utilization, cache efficiency, image processing, virtual memory

Technical Areas: Architecture, Operating Systems, Image Processing

¹This effort was sponsored in part by the Defense Advanced Research Projects Agency (DARPA) and the Air Force Research Laboratory (AFRL) under agreement number F30602-98-1-0101 and DARPA Order Numbers F393/00-01 and F376/00. The views and conclusions contained herein are those of the authors and should not be interpreted as necessarily representing the official policies or endorsements, either express or implied, of DARPA, AFRL, or the US Government.

Report Documentation Page				Form Approved OMB No. 0704-0188		
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.						
1. REPORT DATE 23 FEB 1999		2. REPORT TYPE		3. DATES COVERED -		
4. TITLE AND SUBTITLE Memory System Support for Image Processing				5a. CONTRACT NUMBER		
				5b. GRANT NUMBER		
				5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S)				5d. PROJECT NUMBER		
				5e. TASK NUMBER		
				5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Defense Advanced Research Projects Agency (DARPA),3701 North Fairfax Drive,Arlington,VA,22203-1714				8. PERFORMING ORGANIZATION REPORT NUMBER		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)		
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited						
13. SUPPLEMENTARY NOTES The original document contains color images.						
14. ABSTRACT Processor speeds are increasing rapidly, but memory speeds are not keeping pace. Image processing is an important application domain that is particularly impacted by this growing performance gap. Image processing algorithms tend to have poor memory locality because they access their data in a non-sequential fashion and reuse that data infrequently. As a result, they often exhibit poor cache and TLB hit rates on conventional memory systems, which limits overall performance. Most current approaches to addressing the memory bottleneck focus on modifying cache organizations or introducing processor-based prefetching. The Impulse memory system takes a different approach: allowing application software to control how, when, and where data are loaded into a conventional processor cache. Impulse does this by letting software configure how the memory controller interprets the physical addresses exported by a processor. Introducing an extra level of address translation in the memory controller enables an application to dynamically change how its data are fetched from memory. Data that is sparse in memory can be accessed densely, which improves both cache and TLB utilization, and Impulse hides memory latency by prefetching data within the memory controller. We describe how Impulse improves the performance of three image processing algorithms: volume rendering, image warping, and image filtering. We find that for these codes, an Impulse memory system yields speedups of 40% to 226% over an otherwise identical machine with a conventional memory system.						
15. SUBJECT TERMS						
16. SECURITY CLASSIFICATION OF:				17. LIMITATION OF ABSTRACT	18. NUMBER OF PAGES 17	19a. NAME OF RESPONSIBLE PERSON
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified				

1 Introduction

Because of the growing processor-memory performance gap, only applications with very high degrees of locality are able to achieve performance near the peak potential of a modern processor. Applications that suffer frequent cache or TLB misses find their performance limited by the speed of the memory system. *Image processing* is an important class of algorithms particularly sensitive to the memory bottleneck problem. Such algorithms are characterized by very high data bandwidth needs, large cache footprints, lack of data reuse (i.e., poor temporal locality), and a tendency to access data along non-unit strides. These behaviors make traditional caching much less effective than it might be for other types of programs. Fortunately, image processing algorithms have the advantage that their memory access patterns are often predictable, and this predictability combined with their poor cache behavior makes the application domain a particularly interesting one for memory system architects.

To attack the memory bottleneck problem, architects have increased the number and size of processor caches and have added a variety of mechanisms to memory hierarchies. These mechanisms can be roughly split into three categories: (i) those that increase the hit rate of processor caches (e.g., skewed associative caches [Sez93] and prefetching [CB95, DDS95, Jou90]), (ii) those that increase the processor's ability to tolerate memory latency (e.g., multithreaded processors [ACC⁺90, Egg97, TJNY98]), and (iii) those that migrate computation to or integrate the processor with the memory system (e.g., IRAM [PAC⁺97] and RADRAM [OCS98]). These approaches all have merit, but they also have limitations. Many trade bandwidth for latency, placing a heavier burden on the memory system by fetching unneeded data. In general, complex cache organizations cannot keep up with aggressive processor cycle times, and thus are poor design candidates for the top levels of the memory hierarchy. Finally, most of the proposed mechanisms require significant modifications to conventional processor or DRAM designs, and may interact with other parts of the microarchitecture in complex ways. The upshot is that few have found their way into commercial chips.

In contrast, we are developing an adaptable memory system that can decrease memory latency and increase the hit rate of processor caches and TLBs *without* requiring modifications to conventional processor cores, caches, memory buses, or DRAMs. Instead, we concentrate on *increasing the effective bandwidth* of data supplied to the processor and *decreasing the observed latency* of memory accesses that miss in the processor cache(s). The *Impulse adaptable memory system* represents a combined hardware/software approach to bridging the processor-memory performance gap for applications with poor, but predictable, memory locality (e.g., streaming and vector-style applications). Impulse enables several optimizations that let the application control how, when, and where its data are loaded into the on-chip caches: (i) gathering sparse data into dense cache lines, (ii) tiling without copying data, (iii) recoloring data structures without copying, and (iv) mapping non-contiguous physical pages to a single TLB entry [SSC98]. To decrease the observed latency of memory accesses, Impulse aggressively prefetches data within the memory controller [CHS⁺99] and supports many in-flight DRAM accesses. Irregular or strided data structures are remapped so that the elements occupy dense regions of cache, and prefetched data are buffered in the memory controller until requested, to avoid cache pollution.

Previous work describes Impulse's support for irregular applications and presents preliminary results for two scientific applications on the Impulse memory system [CHS⁺99]. Here we report the impact of Impulse optimizations on three types of image processing algorithms: volume

rendering, separable image warps, and image filtering. These algorithms tend to traverse sparse regions of large data structures, which leads to low cache utilization and high TLB pressure. Impulse enables these applications to transform these sparse traversals of an address space to dense traversals of a remapped address space. As a result, cache utilization goes up and TLB pressure goes down. For these codes, our detailed simulations indicate that an Impulse memory system will decrease wall-clock execution time by up to a factor of 3.26 over a similar, conventional memory system.

2 Impulse System Architecture

Impulse expands the traditional virtual memory hierarchy by adding address translation hardware to the memory controller. This optional, extra level of mapping is motivated by three observations:

- caches operate on contiguous “physical” memory at the granularity of a cache line,
- many levels of the modern cache hierarchies are physically indexed and tagged, and
- not all physical addresses in a traditional virtual memory system map to valid memory locations.

The Impulse system software configures the memory controller to reinterpret some of the physical addresses presented to it. In essence, Impulse “virtualizes” unused physical addresses to map data in ways that improve the efficiency of on-chip caches.

The unused physical addresses constitute a *shadow address space*. Data items whose physical DRAM addresses are not contiguous can be mapped to contiguous shadow addresses, so that sparse data can be compacted into dense cache lines before being transferred to the processor. To map elements in these compacted cache lines back to physical memory, Impulse must recover their offsets within the original data structure. To do this, Impulse first translates shadow addresses to *pseudo-virtual addresses*, and then translates these to physical DRAM addresses. The *pseudo-virtual address space* mirrors the virtual address space in its page layout, which allows Impulse to remap data structures that lie on disjoint physical pages. The shadow→pseudo-virtual→physical mappings all take place within the memory controller. The operating system manages all the resources in the expanded memory hierarchy, and provides an interface for the application to specify optimizations for particular data structures. The programmer (or the compiler, in the future) inserts directives into the application code to configure the memory controller.

2.1 Hardware Organization

The organization of the Impulse controller architecture is depicted in Figure 1. The memory controller includes:

- a *Shadow Descriptor Unit* that contains a small number of shadow-space descriptors, SRAM buffers to hold prefetched shadow data, and logic to assemble sparse data retrieved from DRAM into dense cache lines mapped in shadow space;




Figure 1: Impulse memory controller organization.

- a *Page Table Unit* that contains a simple ALU and *Memory Controller TLB* (MTLB) that map addresses in dense shadow space to pseudo-virtual and then to physical addresses backed by DRAM, along with a small number of buffers to hold prefetched page table entries; and
- a *Scheduling Unit* that contains circuitry that orders and issues accesses to the DRAMs, along with an SRAM *Memory Controller Cache* (Mcache) to buffer non-shadow data.

Since the extra level of address translation is optional, addresses appearing on the memory bus may be to physical (backed by actual DRAM) or shadow memory space. Valid physical addresses pass untranslated to the DRAM scheduler. The Page Table Unit uses the corresponding shadow descriptor to turn shadow addresses into physical DRAM addresses. Currently, this translation can take three forms, depending on how Impulse is used to access a particular data structure: direct, strided, or scatter/gather.

Direct mapping translates a shadow address directly to a physical DRAM address. This mapping can be used to recolor physical pages without copying [CHS⁺99] or construct superpages dynamically [SSC98]. *Strided mapping* creates dense cache lines from array elements that are not contiguous in physical memory. The mapping function maps an address *offset* in shadow space to pseudo-virtual address $pvaddr + stride \times offset$, where *pvaddr* is the starting address (assigned by the OS) of the data structure's pseudo-virtual image. *Scatter/gather mapping* uses an indirection vector *vector* to translate an address *offset* in shadow space to pseudo-virtual address $pvaddr + stride \times vector[offset]$. Investigating support for other mappings is part of ongoing work.

2.2 Software Interface and OS Support

To exploit Impulse, the application first instructs the operating system to allocate a range of contiguous virtual addresses large enough to map the necessary elements of a data structure. Subsequent accesses to the original data structure are made via this new virtual image. Next, the application requests that the new virtual data structure be mapped through shadow memory to the




Figure 2: The Impulse memory hierarchy: Translation steps for the diagonal of a matrix.

physical data elements. The OS responds by allocating a contiguous range of shadow addresses and downloading two pieces of information to the memory controller: (i) a function that the Page Table Unit uses to perform the mapping from shadow to pseudo-virtual space and (ii) a set of page table entries that the MTLB uses to translate pseudo-virtual addresses to physical DRAM addresses.

As an example, consider remapping the diagonal of an $n \times n$ matrix $A[]$. Figure 2 depicts the memory translations for both the matrix $A[]$ and the remapped image of its diagonal. The OS allocates shadow addresses from a pool of unused physical addresses (i.e., those not backed by DRAM or mapped to device registers). It also allocates pseudo-virtual pages so that no remapped data structures overlap in pseudo-virtual space. The OS interface allows alignment and offset characteristics of the remapped data structure to be specified, which gives the compiler or the application some control over L1 cache behavior. In the current Impulse design, coherence is maintained in software: the OS, the compiler, or the application programmer must keep aliased data consistent by flushing the cache explicitly.

3 Benchmark Algorithms

We examine three image processing algorithms that stress memory system performance:

- *Volume rendering* generates an image of a volume from a given point of view.
- *Separable image warping* algorithms transform images by performing successive, separate, one-dimensional transformations. Our benchmark rotates an image by performing three one-dimensional shears.
- *Image filtering* applies a numerical filter function that modifies the appearance of an image.

These operations differ from the benchmarks traditionally used to evaluate memory system behavior in that they often:

- need to be performed in real time, as part of an interactive application;
- “stream” through large amounts of data with little reuse, and thus have poor temporal locality and high bandwidth requirements;
- access their data along non-unit strides (i.e., walk data along a spatial dimension that does not match how the data are laid out);
- touch many pages, putting enormous pressure on processor TLBs.

3.1 Volume Rendering

We examine the volume rendering technique demonstrated by Parker et al. [PSL⁺98]. Their approach uses brute-force ray tracing to perform interactive isosurfacing of very large rectilinear data sets. In contrast to other volume rendering methods, this method does not generate an explicit representation of the isosurface and render it with a z-buffer. For each pixel, Parker et al. trace a ray through a volume and perform an analytic isosurface intersection computation. The first isosurface intersected determines the value of the pixel corresponding to that ray. The method has a high intrinsic computational cost, but its simplicity and scalability make it ideal for large data sets on current high-end systems.

Traditionally, ray tracing has not been used for volume rendering because it suffers from poor memory behavior. Each ray must be traced through a potentially large fraction of the volume, which gives rise to two problems. First, many memory pages may need to be touched, which results in high TLB pressure. Second, a ray with a high angle of incidence may visit only one volume element (voxel) per cache line, in which case bus bandwidth will be wasted loading unnecessary data that pollutes the cache. By carefully hand-optimizing their ray tracer’s memory access patterns, Parker et al. achieve acceptable speeds for interactive rendering (about 10 frames per second). They improve data locality by organizing the data set into a multi-level spatial hierarchy of tiles, each composed of smaller cells. The smaller cells provide good cache-line utilization. “Macro cells” are created to cache the minimum and maximum data values from the cells of each tile. These macro cells enable a simple min/max comparison to detect whether a ray intersects an isosurface within the tile. Empty macro cells need not be traversed.

Careful hand-tiling of the volume data set can yield much better memory performance, but choosing the optimal number of levels in the spatial hierarchy and sizes for the tiles at each level is extremely difficult, and the resulting code is hard to understand and maintain. Impulse can deliver better performance than hand-tiling at a lower programming cost. There is no need to preprocess the volume data set for good memory performance: the Impulse memory controller can remap it dynamically. In addition, the source code retains its readability and modifiability.

Our benchmark uses an orthographic tracer whose rays all intersect the screen surface at right angles, producing images that lack perspective and appear far away. Visualization systems often use orthographic images because they are relatively simple to compute, thus this algorithm represents a reasonable, real-world benchmark.




Figure 3: Volume rendering via orthographic ray tracing. The picture on the left shows rays (which are all perpendicular to the viewing screen) being traced through a volume to determine pixel values. The one on the right illustrates how each ray visits a sequence of voxels in the volume; Impulse optimizes voxel fetches from memory via indirection vectors representing the voxel sequences for each ray.

We use Impulse to extract the voxels that a ray could intersect in a traversal of the volume. The right-hand side of Figure 3 illustrates how each ray visits a certain sequence of voxels in the volume. Instead of fetching cache lines full of unnecessary voxels, Impulse can remap a ray to the voxels it requires so that only useful voxels will be fetched.

3.2 Separable Image Warping

Image warping refers to any algorithm that performs an image-to-image transformation. *Separable image warps* are those that can be decomposed into multiple one-dimensional transformations [CS80]. For separable warps, Impulse can be used to improve the cache and TLB performance of one-dimensional traversals orthogonal to the image layout in memory. Our three-shear image rotation benchmark is an example of a separable image warp. This algorithm rotates a 2-dimensional image around its center in three stages, each performing a “shear” operation on the image, as illustrated in Figure 4. The algorithm thus implements a two-dimensional image transformation using several one-dimensional transformations, each of which is simpler to implement, faster to run, and has fewer visual artifacts. For example, to rotate an image clockwise, we first shift all pixels to the right, each row shifted by a different amount. Next we shift the pixels down, and finally we shift them all back to the left.

The underlying math is straightforward. Rotation through an angle θ can be expressed as matrix multiplication:

$$\begin{pmatrix} x' \\ y' \end{pmatrix} = \begin{pmatrix} \cos \theta & \sin \theta \\ -\sin \theta & \cos \theta \end{pmatrix} \begin{pmatrix} x \\ y \end{pmatrix}$$




Figure 4: Three-shear rotation of an image counter-clockwise through one radian. The original image (A) is sheared horizontally (B). That image is sheared upwards (C). The final rotated image (D) is on the right.

The rotation matrix can be broken into three shears as follows:

$$\begin{pmatrix} \cos \theta & \sin \theta \\ -\sin \theta & \cos \theta \end{pmatrix} = \begin{pmatrix} 1 & 0 \\ -\tan \frac{\theta}{2} & 1 \end{pmatrix} \begin{pmatrix} 1 & \sin \theta \\ 0 & 1 \end{pmatrix} \begin{pmatrix} 1 & 0 \\ -\tan \frac{\theta}{2} & 1 \end{pmatrix}$$

None of the shears requires scaling (since the determinant of each matrix is 1), so each involves just a shift of rows or columns. Not only is this algorithm simple to understand and implement, it is robust in that it is defined over all rotation values from 0 to 90°. In contrast, two-shear rotations fail for rotation angles near 90°.

We assume a simple image representation of an array of pixel values. The second shear operation (the one along the y axis) walks along the column of the image matrix, which gives rise to poor memory performance for large images. Impulse can transpose the matrix without copying it, so that walking along columns in the image is replaced by walking along rows in a transposed matrix. As a result, cache and TLB performance both increase.

3.3 Image Filtering

Image filtering [GV97] is a common image processing operation used for a variety of purposes. For instance, it may be used to attenuate high-frequency components caused by noise in a sampled image, to adjust an image to different geometry, to detect or enhance edges within an image, or to create various special effects. Box, Bartlett, Gaussian, and binomial filters are common in practice. Each of these modifies the input image in a different way, but all share similar computational characteristics. We therefore concentrate only on a single, representative class, *binomial filters* [GV97].

In binomial filtering, each pixel in the output image is computed by applying a two-dimensional “mask” to the input image. The filtered pixel value is calculated as a linear function of the neighboring pixel values of the original image and the corresponding mask values. For example, for an




Figure 5: Example of binomial image filtering. The original image is on the left, and the filtered image is on the right.

order-5 binomial filter, the value of pixel (i, j) in the output image will be $\frac{36}{256} * (i, j) + \frac{24}{256} * (i - 1, j) + \frac{24}{256} * (i + 1, j) + \dots$. Binomial filtering is thus computationally similar to a single step of a successive over-relaxation algorithm for solving differential equations. To avoid edge effects, the original image boundaries must be extended before applying the masking function.

In practice, many filter functions, including binomial, are “separable,” meaning that they are symmetric and can be decomposed into a pair of orthogonal linear filters. For example, a two-dimensional mask can be decomposed into two, one-dimensional, linear masks ($[\frac{1}{16}, \frac{4}{16}, \frac{6}{16}, \frac{4}{16}, \frac{1}{16}]$) — the two-dimensional mask is simply the outer product of this one-dimensional mask with its transpose. The process of applying the mask to the input image can be performed by sweeping first along the rows and then the columns, calculating a partial sum at each step. Each pixel in the original image is used only for a short period of time (during the time the mask is “passing over” it), which makes filtering a pure streaming application. Impulse can transpose both the input and output image arrays without copying, giving the column sweep much better cache behavior. Figure 5 illustrates a small black-and-white sample image before and after the application of a small binomial filter.

4 Simulation Environment

Our studies use the Paint simulator [SKS96], which models a variation of a 120 MHz, single-issue, HP PA-RISC 1.1 processor running a BSD-based microkernel, and a 120 MHz HP Runway bus. The 32K L1 data cache is non-blocking, single-cycle, write-back, write-around, virtually indexed, physically tagged, and direct mapped with 32-byte lines. The 256K L2 data cache is non-blocking, write-allocate, write-back, physically indexed and tagged, 2-way set-associative, and has 128-byte lines. Instruction caching is assumed to be perfect. The TLB is unified I/D, single-cycle, and fully associative, with a not-recently-used replacement policy. In addition to the main TLB, a single-entry micro-ITLB holds the most recent instruction translation. Kernel code and data structures are mapped using a single block-TLB entry that is not subject to replacement. The split-transaction

bus multiplexes addresses and data. The memory system modeled contains four DRAM buses and 16 banks of SDRAM, and has a total memory latency of 44-46 cycles [CHS⁺99].

The simulated Impulse memory controller (described in Section 2.1) is based on the HP memory controller [HMM96] used in servers and high-end workstations. We model eight shadow descriptors, each of which is associated with a 512-byte SRAM buffer. The controller prefetches the corresponding shadow data into these fully associative buffers of four 128-byte lines. A 4K-byte, SRAM Mcache holds prefetched, non-shadow data within the Scheduler Unit. The Mcache is four-way set associative with 32 lines of 128 bytes. The MTLB is two-way associative, has 128 eight-byte entries (the same size as the entries in the kernel’s page table), and includes two 128-bit buffers used to prefetch consecutive lines of page table entries on an MTLB miss. Prefetched page table entries are also stored in the Mcache. If an MTLB miss hits in the buffers, the required entry can be transferred into the MTLB in one cycle. Otherwise the MTLB initiates an Mcache access, and if that misses, it initiates a DRAM access to retrieve the entry.

References to shadow addresses incur a minimum three-cycle delay, and complex mapping functions cause larger delays. Prefetching within the memory controller reduces the impact of the extra translation delays. To keep the remapping circuitry simple and fast, we require that the various dimensions of data structures used in strided mappings be powers of two in size. This avoids the need for a divider in Impulse. All remapped data structures are page-aligned, and the elements being manipulated must be powers of two in size. We implemented the Impulse system calls within Paint’s microkernel such that applications can use Impulse without violating interprocess protection.

Even though Paint’s PA-RISC processor is single-issue, we model a pseudo-quad-issue superscalar machine by issuing four instructions each cycle without checking dependencies. While this model is unrealistic for gathering processor microarchitecture statistics, it stresses the memory system in a manner similar to a real superscalar processor.

5 Results

In our experiments we measure the performance benefits of using Impulse to remap physical addresses. These results are conservative, as we have not yet modified the Impulse Scheduler Unit to exploit bank parallelism, sophisticated DRAM interfaces, or device characteristics. We examine memory system performance for at least two versions of each benchmark: a hand-tuned algorithm running on a conventional memory system, and an algorithm hand-modified to run on Impulse.

5.1 Volume Rendering

For simplicity, our current version of this benchmark assumes that the screen plane is parallel to the volume’s z axis. This assumption has the advantage of letting us compute an entire plane’s worth of indirection vector at once, so we no longer need to remap addresses for every ray. Extending our methodology to arbitrary viewing angles is part of ongoing work.

The measurements we present are for two particular viewing angles. Table (A) in Figure 6 shows results when the screen is parallel to the y axis, so that the rays exactly follow the layout of voxels in memory (we assume an x - y - z layout order). Table (B) shows results when the screen is parallel to the x axis — so that the rays exhibit the worst possible cache and TLB behavior in

	Original	Indirection	Impulse		Original	Indirection	Impulse
Time	264	249	185	Time	1030	1000	316
L1 hit ratio	96.8%	96.5%	96.6%	L1 hit ratio	81.8%	83.2%	97.5%
L2 hit ratio	0.8%	0.9%	0.9%	L2 hit ratio	0.8%	1.1%	0.4%
avg load time	2.0	2.1	1.8	avg load time	8.4	7.6	4.7
TLB misses	.30	.32	.31	TLB misses	8.46	8.47	4.42
speedup	—	6.0%	42.7%	speedup	—	3.0%	226%

(A)
(B)

Figure 6: Simulated results for orthographic volume rendering with various memory system configurations. Times are in millions of cycles; the L1 hit ratio is the number of L1 hits/total loads; the L2 hit ratio is the number of L2 hits/total loads; the average load time is the average number of cycles that a load takes; TLB misses is the number of user data misses in millions. In (A) the rays follow the memory layout of the image; in (B) they are perpendicular to the memory layout.

the x - y planes. These two sets of data points represent the extremes in memory performance for a given plane.

In our data, the measurements labeled “Original” are of a ray tracer that uses macro-cells to reduce the number of voxels traversed, but that does not tile the volume. The macro-cells are $4 \times 4 \times 4$ voxels in size. The results labeled “Indirection” use macro-cells and address voxels through an indirection vector. Finally, the results labeled “Impulse” use Impulse to perform the indirection lookup at the memory controller.

Even in (A), where the rays are parallel to the array layout, Impulse delivers a substantial performance gain. The speedup comes from precomputing the voxel offsets, which reduces execution time by approximately 70 million cycles. Although the experiment reported in the Indirection column precomputes these offsets, the speedup is smaller because the indirection vector must be loaded from memory. With Impulse, the accesses to the indirection vector are performed only within the memory controller, which hides the access latencies.

In Table (B), where the rays are perpendicular to the voxel array layout, Impulse yields a much larger performance gain — 226%. The improvement comes both from increasing the cache hit ratio (since no useless voxels are loaded into the cache) and reducing the number of TLB misses (since fewer pages are addressed). Approximately 145 million of the saved cycles are due to TLB effects; the rest are due to improved cache behavior.

5.2 Three-Shear Image Rotation

Table 1 illustrates performance results for rotating a color image clockwise through one radian. The image contains 24 bits of color information, as in a “.ppm” file. In the original version of our code, adapted from Wolberg [Wol90], the in-memory representation of the image consists of $3N$ bytes, where N is the number of pixels. We measure two other versions: a hand-tiled version of the

	Original	Original, padded	Hand-tiled	Hand-tiled, padded	Impulse
Time	218	228	106	93.5	78.7
L1 hit ratio	77.2%	78.0	89.1%	91.8%	96.6%
L2 hit ratio	5.0%	5.5	4.8%	3.9%	0.6%
avg load time	4.8	4.8	2.0	1.97	2.2
TLB misses	3.62	4.60	.92	.92	.03
speedup	—	-4.3%	106%	133%	177%

Table 1: Simulation results for performing a 3-shear rotation of a 1K-by-1K 24-bit color image. Times are in millions of cycles. The L1 hit ratio is the number of L1 hits/total loads; the L2 hit ratio is the number of L2 hits/total loads; the average load time is the average number of cycles that a load takes; TLB misses is the number of user data misses in millions.

code, in which the traversal during the vertical shear visits the source image in a blocked fashion, and a version adapted to Impulse, in which the matrices are transposed at the memory controller. The Impulse version requires that each pixel be padded to four bytes, because Impulse operates on power-of-two object sizes. Without this restriction, a divider would be necessary at the controller. To quantify the performance effect of padding, we also measure the results for the non-Impulse versions of the code using padded pixels.

The performance differences between the versions of the rotation code are entirely due to cycles saved during the vertical shear. The horizontal shears exhibit good memory behavior (in row-major layout), and so are not a performance bottleneck.

Impulse increases the cache hit rate from roughly 78% to 97% and reduces the number of TLB misses by two orders of magnitude. The latter effect saves approximately 75 million cycles of kernel time, which constitutes most of Impulse's benefit.

The tiled version of the rotation code does not walk each entire column for the vertical shear. Instead, it walks through all columns 32 pixels at a time. This yields a higher hit rate than the original program, but not as great as that of the Impulse code. The reason for this difference is that tiles in the source matrix are sheared in the destination matrix, so even though cache performance is nearly perfect for the source matrix, it suffers for the destination. For the same reason, the decrease in TLB misses for the tiled code is not as great as that for the Impulse code. Finally, prefetching is not as effective with tiling (compared to Impulse), because prefetching moves across rows, whereas the traversal moves down columns.

Using Impulse requires that the size of matrix elements (pixels) be a power of two. As a result, to store a 24-bit color image, the Impulse code uses 33% more memory. When we measured the performance of the non-Impulse code with the same padding, we found that padding decreases the performance of the original program, but increases the performance of the tiled program.

The original program is memory-bound. When we add padding, we degrade the memory performance even more, because each cache line fetched contains useless pad bytes. In contrast, padding improves the performance of the tiled program because the increase in memory traffic is subsumed by the reduction in load, shift, and mask operations: manipulating word-aligned pixels is faster than manipulating byte-aligned pixels.

	Tiled	Impulse
Time	317	219
L1 hit ratio	98.9%	99.8%
L2 hit ratio	0.9%	0.2%
avg load time	1.2	1.0
TLB misses	3.51	0.00
speedup	—	44.7%

Table 2: Simulated results for image filtering with various memory system configurations. Times are in millions of cycles. The L1 hit ratio is the number of L1 hits/total loads; the L2 hit ratio is the number of L2 hits/total loads; the average load time is the average number of cycles that a load takes; TLB misses measure the number of user data misses in millions; speedup is the “Original, no prefetch” time divided by the time for the system being compared, minus one.

Even with padding, the tiled version of the rotation code is slower than Impulse. First, the tiled version of the shear uses more cycles recomputing (or saving and restoring) each column’s displacement whenever it visits that column in a tile. For our input image, this displacement is computed $\frac{1024}{32} = 32$ times, since the column length is 1024 and the tile height is 32. The Impulse code only needs to compute each column’s displacement once, since each column is only visited once.

5.3 Image Filtering

Table 2 presents the results of running an order-121 binomial filter over a 32×1024 color image. As with volume rendering, the Impulse version of the code pads each pixel to four bytes. Performance differences between a hand-tiled version of the algorithm and the Impulse version arise from the vertical pass over the data. The tiled version suffers 15 times as many L1 cache misses and 200 times as many TLB faults. As a result, the non-Impulse version of the algorithm spends 16 million user cycles blocked waiting for memory and 68 million total cycles in the kernel (mostly handling TLB misses), for a memory system overhead of over one-quarter of the total execution time. In contrast, the Impulse version of the algorithm spends only 3.4 million cycles waiting for memory and 1 million cycles performing kernel operations — a negligible memory overhead compared to the total running time of 219 million cycles.

Impulse improves the memory behavior of the image filtering code in two ways. First, when the original algorithm performs the vertical filtering pass, it touches more pages per iteration than the processor TLB can hold. This leads to the high kernel overhead observed in these runs. Since the Impulse version of the code accesses what appear to the processor to be contiguous addresses, it suffers a negligible number of TLB faults. Second, the remapped version of the algorithm suffers no conflict cache misses during the vertical phase, again because the data appear to be stored in sequential physical and virtual addresses. In contrast, the non-Impulse version suffers occasional L1 cache misses because image cache lines conflict within the L1 cache. Although both versions of the algorithm touch each data element the same number of times, the Impulse version has near-

perfect temporal and spatial locality in the L1 cache, while the conventional tiled version does not.

6 Related Work

The recent literature abounds with arguments that traditional caching, no matter how hard we push it, cannot bridge the growing processor-memory performance gap. Burger et al. [BGK96] demonstrate that dynamic caching uses memory inefficiently, postulating that pin bandwidth will be a severe performance bottleneck for future microprocessors. They calculate cache efficiency, traffic ratios, traffic inefficiencies, and effective pin bandwidths for different levels of the memory hierarchy, and find that the percentage of live data in the cache is generally under 20% and that current cache sizes are often thousands of times larger than an optimal cache. Impulse not only improves cache efficiency for many data structures that traditionally have had extremely poor cache performance, but it improves traffic efficiency as well. Data prefetched within the memory controller is transferred onto the processor chip only when requested.

Many others have investigated memory hierarchies that incorporate stream buffers. Most of these focus on non-programmable buffers to perform hardware prefetching of consecutive cache lines, such as the prefetch buffers introduced by Jouppi [Jou90]. Even though such stream buffers are intended to be transparent to the programmer, careful coding is required to ensure good memory performance. Palacharla and Kessler [PK94] investigate the use of similar stream buffers to replace the L2 cache and Farkas et al. [FCJV97] identify performance trends and relationships among the various components of the memory hierarchy (including stream buffers) in a dynamically scheduled processor. Both studies find that dynamically reactive stream buffers can yield significant performance increases. All of these mechanisms prefetch cache lines speculatively, so they may bring unneeded data into the processor cache(s). This increases memory system bandwidth requirements, and decreases effective bandwidth. Farkas et al. mitigate this problem by implementing an incremental prefetching technique that reduces stream buffer bandwidth consumption by 50% without decreasing performance.

In contrast, systems that prefetch within the memory controller itself never waste system bus bandwidth fetching unneeded data into the processor chip. McKee et al.'s Stream Memory Controller [MAC⁺96] combines programmable stream buffers and prefetching within the memory controller with intelligent DRAM scheduling. For vector or streaming applications with predictable memory reference patterns, this system dynamically reorders stream accesses to exploit parallelism in the memory system and to exploit locality of reference among the DRAM page buffers. In the same vein, Corbal et al. [CEV98] propose a *Command Vector Memory System* that exploits parallelism and locality of reference to improve effective bandwidth for vector accesses on out-of-order vector processors with SDRAM memories.

The Imagine media processor is a stream-based architecture with a bandwidth-efficient stream register file [RDK⁺98]. The streaming model of computation exposes parallelism and locality in applications, which makes such systems an attractive domain for intelligent DRAM scheduling.

Other researchers have explored ways to give software control over memory hierarchy organization. Yamada et al. [Yam95] describe memory hierarchy and instruction set changes to support combined data relocation and prefetching into L1 cache. While such an approach yields improved L1 caching efficiency, performing relocation at the processor saves no bus bandwidth — since

transformations are performed on virtual addresses, the performance of physically indexed caches is unaffected. The Morph project [ZDS⁺97] proposes integrating programmable logic throughout the memory hierarchy, thereby giving applications control over issues such as memory interleaving, cache organization, and caching policies. Morph, like Impulse, supports application-specific locality optimizations, but it requires radical changes to conventional processor and cache designs, which will slow its likely adoption in mainstream systems.

Finally, researchers have recently proposed attacking the memory bottleneck from the opposite direction — by selectively moving computation to the memory, rather than always moving data to the processor. For example, integrated processor/memory architectures such as UC Davis's RADram [OCS98] and UC Berkeley's IRAM [PAC⁺97] integrate some form of processor into the memory system. These architectures are adept at handling dense streaming or vector-style applications when all the data reside within a single DRAM chip. However, once the data needed to perform a computation cross chip boundaries, these systems effectively become a specialized form of distributed memory multiprocessor, with all of the attendant complexities. While processor-in-memory architectures are clearly useful in a variety of special-purpose domains, much research remains to be done to determine the extent to which they can be integrated into a general-purpose compute environment.

7 Conclusions

Image processing is an increasingly important application domain from a commercial standpoint, but it has traditionally not been studied closely by computer architects. In this paper, we have described algorithms representative of three major classes of image processing algorithms (volume rendering, image warping, and image filtering). These algorithms all place tremendous pressure on the memory systems of conventional machines, which has led to the development of a wide range of special-purpose image processing systems. By allowing these algorithms to control how the image streams are mapped into the processor's cache(s) and TLB, the Impulse memory system achieves performance improvements ranging from 40% to 226% on an otherwise conventional system.

More work remains to be done in terms of developing memory system support for high-performance image processing. We recently initiated a collaboration with the image processing, vision, and visualization groups at Utah, and are studying other classes of image processing algorithms that should achieve performance improvements on Impulse. Texture mapping, image extraction, image encoding-decoding, and image compression-decompression all appear to be attractive candidates for optimization.

We are also studying other application areas where Impulse's configurable memory system should support significant performance improvements. One class of applications that is particularly attractive consists of vectorized codes. In a sense, a system with an Impulse memory controller (which can prefetch and pack sparse data into dense "vectors"), combined with the large number of functional units in a modern superscalar processor, resembles a vector machine. Just as a Cray T-90's vector load-store unit exploits the bandwidth of the Cray memory interconnect to gather vectors into its vector registers, we expect that an Impulse memory controller will be able to exploit the bandwidth of a heavily banked DRAM system to gather vectors that can be loaded into the L1 cache.

References

- [ACC⁺90] R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The Tera computer system. In *Proceedings of the 1990 International Conference on Supercomputing*, pages 1–6, September 1990.
- [BGK96] D. Burger, J.R. Goodman, and A. Kagi. Memory bandwidth limitations of future microprocessors. In *Proceedings of the 23rd Annual International Symposium on Computer Architecture*, pages 78–89, May 1996.
- [CB95] T.-F. Chen and J.-L. Baer. Effective hardware-based data prefetching for high performance multiprocessors. *IEEE Transactions on Computers*, 44(5):609–623, May 1995.
- [CEV98] J. Corbal, R. Espasa, and M. Valero. Command vector memory systems: High performance at low cost. In *Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques*, pages 68–77, October 1998.
- [CHS⁺99] J.B. Carter, W.C. Hsieh, L.B. Stoller, M.R. Swanson, L. Zhang, E.L. Brunvand, A. Davis, C.-C. Kuo, R. Kuramkote, M.A. Parker, L. Schaelicke, , and T. Tateyama. Impulse: Building a smarter memory controller. In *Proceedings of the Fifth Annual Symposium on High Performance Computer Architecture*, January 1999.
- [CS80] E. Catmull and A.R. Smith. 3-D transformations of images in scanline order. *Computer Graphics*, 15(3):279–285, 1980.
- [DDS95] F. Dahlgren, M. Dubois, and P. Stenstrom. Sequential hardware prefetching in shared-memory multiprocessors. *IEEE Transactions on Parallel and Distributed Systems*, 6(7):733–746, July 1995.
- [Egg97] S. Eggers, et al. Simultaneous multithreading: A platform for next-generation processors. *IEEE Micro*, pages 12–19, October 1997.
- [FCJV97] K.I. Farkas, P. Chow, N. Jouppi, and Z. Vranesic. Memory-system design considerations for dynamically-scheduled processors. In *Proceedings of the 24th Annual International Symposium on Computer Architecture*, pages 133–143, June 1997.
- [GV97] J. Gomes and L. Velho. *Image Processing for Computer Graphics*. Springer-Verlag, 1997.
- [HMM96] T. Hotchkiss, N. Marschke, and R. McClosky. A new memory system design for commercial and technical computing products. *Hewlett-Packard Journal*, 47(1):44–51, February 1996.
- [Jou90] N.P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers. In *Proceedings of the 17th Annual International Symposium on Computer Architecture*, pages 364–373, May 1990.
- [MAC⁺96] S.A. McKee, A. Aluwihare, B.H. Clark, R.H. Klenke, T.C. Landon, C.W. Oliver, M.H. Salinas, A.E. Szymkowiak, K.L. Wright, Wm.A. Wulf, , and J.H. Aylor. Design and evaluation of dynamic access ordering hardware. In *Proceedings of the 10th ACM International Conference on Supercomputing*, pages 125–132, Philadelphia, PA, may 1996.
- [OCS98] M. Oskin, F.T. Chong, and T. Sherwood. Active pages: A model of computation for intelligent memory. In *Proceedings of the 25th Annual International Symposium on Computer Architecture*, June 1998.

- [PAC⁺97] D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keaton, C. Kozyrakis, R. Thomas, and K. Yelick. A case for Intelligent RAM: IRAM. *IEEE Micro*, 17(2), April 1997.
- [PK94] S. Palacharla and R.E. Kessler. Evaluating stream buffers as a secondary cache replacement. In *Proceedings of the 21st Annual International Symposium on Computer Architecture*, pages 24–33, May 1994.
- [PSL⁺98] S. Parker, P. Shirley, Y. Livnat, C. Hansen, and P.-P. Sloan. Interactive ray tracing for isosurface rendering. In *Proceedings of the Visualization '98 Conference*, Research Triangle Park, NC, October 1998.
- [RDK⁺98] S. Rixner, W.J. Dally, U.J. Kapasi, B. Khailany, A. Lopez-Lagunas, P.R. Mattson, and D.J. Owens. A bandwidth-efficient architecture for media processing. In *Proceedings of the 31st Annual International Symposium on Microarchitecture*, pages 3–13, December 1998.
- [Sez93] A. Sez nec. A case for two-way skewed-associative caches. In *Proceedings of the 20th Annual International Symposium on Computer Architecture*, pages 169–178, May 1993.
- [SKS96] L.B. Stoller, R. Kuramkote, and M.R. Swanson. PAINT: PA instruction set interpreter. Technical Report UUCS-96-009, University of Utah Department of Computer Science, September 1996.
- [SSC98] M.R. Swanson, L.B. Stoller, and J.B. Carter. Increasing TLB reach using superpages backed by shadow memory. In *Proceedings of the 25th Annual International Symposium on Computer Architecture*, June 1998.
- [TJNY98] J.-Y. Tsai, Z. Jiang, E. Ness, and P.-C. Yew. Performance study of a concurrent multithreaded processor. In *Proceedings of the Fourth Annual Symposium on High Performance Computer Architecture*, February 1998.
- [Wol90] G. Wolberg. *Digital Image Warping*. IEEE Computer Society Press, 1990.
- [Yam95] Y. Yamada. *Data Relocation and Prefetching in Programs with Large Data Sets*. PhD thesis, University of Illinois at Urbana-Champaign, Urbana, IL, 1995.
- [ZDS⁺97] X. Zhang, A. Dasdan, M. Schulz, R. K. Gupta, and A. A. Chien. Architectural adaptation for application-specific locality optimizations. In *Proceedings of the 1997 IEEE International Conference on Computer Design*, 1997.