A CAD Suite for High-Performance FPGA Design

Abstract

This paper describes the current status of a suite of CAD tools designed specifically for use by designers who are developing high-performance configurable-computing applications. The basis of this tool suite is JHDL [1] a design tool originally conceived as a way to experiment with Run-Time Reconfigured (RTR) designs. However what began as a limited experiment to model RTR designs with Java has evolved into a comprehensive suite of design tools and verification aids with these tools being used successfully to implement high performance applications in Automated Target Recognition (ATR). sonar beamforming and general image processing on configurable-computing systems.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Jan 01, 1999
Accession Number
ADA450475

Entities

People

  • Brad Hutchings
  • Brent Nelson
  • Joseph Hawkins
  • Mike Rytting
  • Peter Bellows
  • Scott Hemmert

Organizations

  • Brigham Young University

Tags

Communities of Interest

  • Energy and Power Technologies

DTIC Thesaurus Topics

  • Computer Programming
  • Computers
  • Debugging
  • Generators
  • Graphical User Interface
  • Hierarchies
  • Language
  • Models
  • Operating Systems
  • Programming Languages
  • Simulations
  • Standards
  • Target Recognition
  • User Interface
  • Waveforms

Readers

  • Integrated Circuit Design and Technology.
  • Software Engineering.