

TECHNICAL DOCUMENT 3195
April 2005

Nanosecond Thermal Processing for Self-Aligned Silicon-on-Insulator Technology

A. D. Ramirez
B. W. Offord
J. D. Popp
S. D. Russell
J. F. Rowland

Approved for public release;
distribution is unlimited.

SSC San Diego

TECHNICAL DOCUMENT 3195
April 2005

Nanosecond Thermal Processing for Self-Aligned Silicon-on-Insulator Technology

A. D. Ramirez
B. W. Offord
J. D. Popp
S. D. Russell
J. F. Rowland

Approved for public release;
distribution is unlimited.



SPAWAR
Systems Center
San Diego

SSC San Diego
San Diego, CA 92152-5001

SSC SAN DIEGO
San Diego, California 92152-5001

T. V. Flynn, CAPT, USN
Commanding Officer

R. F. Smith
Executive Director

ADMINISTRATIVE INFORMATION

The work described in this report was performed for the Office of Naval Research Internal Applied Research (IAR) Program by the Electromagnetics & Advanced Technology Division (Code 285) of SPAWAR Systems Center San Diego (SSC San Diego).

Released under authority of
S. D. Russell, Head
Electromagnetics & Advanced
Technology Division

This is a work of the United States Government and therefore is not copyrighted. This work may be copied and disseminated without restriction. Many SSC San Diego public release documents are available in electronic format at <http://www.spawar.navy.mil/sti/publications/pubs/index.html>

Nanosecond Thermal Processing for Self-Aligned Silicon-on-Insulator Technology

**Ayax D. Ramirez, Bruce W. Offord, Jeremy D. Popp,
Stephen D. Russell, Jason F. Rowland**

**Space and Naval Warfare Systems Center
San Diego, CA**

**American Physical Society
22–26 March 2004, Montreal, Quebec, Canada**

Abstract

Future radar and communications systems will have the need to use CMOS integrated circuits to provide increased analog and digital functions. Conventional CMOS technology has been locked into designing processes around polysilicon gate material because of the need for self-alignment. Low-resistance metal gates are superior for high-speed devices. However, their low melting point prevented their use in a self-aligned structure that experiences high-temperature processing ($>700\text{ }^{\circ}\text{C}$). Silicon-on-Insulator (SOI) technology, non-refractory metal gates, and nanosecond laser processing were used to fabricate a self-aligned structure.

These techniques will allow further scaling of CMOS devices and enable mixed-mode devices to be integrated on the same substrate. The laser is used to rapidly, on the order of nanoseconds, melt and redistribute the implanted dopants for the source and drain with minimal lateral diffusion, which lowers parasitic gate to drain and source overlap capacitance. Gate resistance can be lowered by at least an order of magnitude and optimal threshold control of pMOS and nMOS devices can be achieved by using an aluminum metal gate instead of a polysilicon gate. This process allows high-performance, low-power digital technology to be integrated with high F_{max} , low-noise RF devices.


Background

There is a need for deeply scaled CMOS integrated circuits (ICs) to provide mixed-mode operation (analog and digital). As IC device dimensions decrease into the deep-submicron range, tighter control on dopant redistribution during the IC process has become more relevant. Minor variations in the dopant distribution could lead to large differences in the electrical properties of junction devices.

The need for self-alignment has dictated the use of polysilicon gates when designing CMOS devices. Because the CMOS process requires a high-temperature process to anneal the source and drain implants after the gate definition (which leads to self-alignment), metal gates were discarded. In general, low-resistivity metal gates are superior for high-speed devices as well as high F_{max} and low-noise properties; however, their low melting point was what led technology to use polysilicon.

Laser Annealing and Dopant Activation

$\lambda = 308 \text{ nm}$ XeCl Excimer Laser





APPROACH

- Self-Aligned Metal Gate
- Silicon-on-Insulator (SOI) Technology
- Nanosecond Thermal Processing with Excimer Laser



Physical Structure of a Poly Gate (SOI) MOSFET

Conventional Poly Gate Technology



Physical Structure of a Metal Gate (SOI) MOSFET


Metal Gate Technology




Using Al as the material for the metal gate creates a device that has at least an order of magnitude lower gate resistance than a silicide polygate.

METAL GATE (SOI) MOSFET: THE PROCESS

Implant Si to set
voltage threshold
of MOSFET, grow
gate oxide, etch
aluminum gate




Implant arsenic
ions to create
source/drain of
transistor




METAL GATE (SOI) MOSFET: THE PROCESS

Expose wafer to Laser
energy to activate
implanted arsenic

Laser Light Reflected by Metal Gate



Deposit oxide, pattern,
etch contacts and metal
interconnect, end
product



Experimental Results

SOI Wafers Characteristics	
Material	6-in SOI Wafer
Orientation	<001>
Si Thickness	700 Å
SiO ₂ Thickness	On a 3800Å-layer of SiO ₂
Laser	Excimer, 308 nm
Pulse Energies	Up to 425 mJ
Fluence	Ranged from 300 to 400 mJ/cm ²
Pulse Rep. Rate	1 Hz
Pressure	300 mtorr (processing chamber)

Ion Implanted with As at a dose of $5 \times 10^{15}/\text{cm}^2$ @30 KeV

SIMS Analysis Performed to determine carrier concentration

SRP Analysis performed to determine percent activation

Excimer Laser




Optics & Processing Chamber



FIG. 1 Primary Components of the Excimer Laser Processing System

Laser Annealing and Dopant Activation: SIMS Results



Laser Annealing and Dopant Activation: SRP Results




Fig. 3 Treated Samples (300 and 350 mJ/cm²)

770 Trademark Drive Reno, NV 89511-5926 (775) 853-5900

770 Trademark Drive Reno, NV 89511-5926 (775) 853-5900

RBS Analysis





Fig. 5 Rutherford Backscattering Spectrometry (RBS) Analysis of Laser-Treated Sample

EFFECTS OF LASER UV LIGHT ON METAL LINES



Laser experiments were conducted to determine the effects of ultraviolet (UV) light on the metal lines. Figure 6 shows two Scanning Electron Microscopy (SEM) pictures of metal samples after exposure to five pulses (at repetition rate of 1 Hz) with fluences of up to 500 mJ/cm². No damage to metal lines was observed.

FIGURES OF MERIT TO QUANTIFY THE RF PERFORMANCE

Unity Current Gain Frequency

$$f_t = \frac{g_m}{2\pi (C_{gs} + C_{gd} + C_{gb})}$$

Speed
Decrease C'_s → Increase f_t

Unity Power Gain Frequency

$$f_{\max} = \frac{f_t}{2\sqrt{2\pi f_t R_g C_{gd} + g_{ds} [R_g + R_s]}}$$

RF Gain
Decrease R_g → Increase $f_{\max}$

Minimum Noise

$$F_{\min} = 1 + k \frac{f}{f_t} \sqrt{g_m [R_s + R_g]}$$

Microwave Noise
Decrease R_g → Decrease $F_{\min}$

Modeling of Gate Resistance and Source Resistance Effects on $F_t/F_{\max}$

Assume, $w/l = 25\mu m / 0.25\mu m$, $l_{ov} = 0.1\mu m$, $C_{ox} = 4.6 \text{ fF}/\mu m^2$, $\mu_n C_{ox} = 120 \text{ } \mu A/V^2$, $\Delta V = 1V$, $gm = 12mS$, $gds = 100\mu S$

$$R_{source} = R_{spacer} + R_{s, \text{(silicided or unsilicided)}}$$

$$\text{Sheet resistances, } R_{spacer} = \frac{0.001\Omega cm}{0.05\mu m} 10^4 \text{ cm}/\mu m = 200 \Omega/\text{sq}, R_{si / poly, silicided} = 3 \Omega/\text{sq}, R_{s, unsilicided} = 200 \Omega/\text{sq}, R_{gate, sh} = 0.1 \Omega/\text{sq}$$

$$\text{Worst case } R_{source} = (200 \Omega/\text{sq}) \frac{0.25\mu m}{25\mu m} + (200 \Omega/\text{sq}) \frac{1\mu m}{25\mu m} = 10\Omega \leq \frac{1}{gm} = 81\Omega$$

Comparison PolyGate to MetalGate (5 fingers x 5um x 0.25um),


$$R_{gate, metal} = (0.1 \Omega/\text{sq}) \frac{25\mu m}{(3)(5)(0.25\mu m)} = 0.67\Omega, R_{gate, poly} = (3 \Omega/\text{sq}) \frac{25\mu m}{(3)(5)(0.25\mu m)} = 20\Omega$$

$$f_{t, poly / metal} \approx \frac{gm_{eff}}{2\pi(C_{gs} + C_{gd})} = \frac{10.7mS}{2\pi(28.75 \text{ fF} + 11.5 \text{ fF})} = 42.3GHz$$

$$f_{\max, metal} \approx \frac{f_t}{2\sqrt{g_{ds}(R_g + R_s) + 2\pi f_t R_g C_{gd}}} = \frac{42.3GHz}{2\sqrt{100\mu S(0.67\Omega + 10\Omega) + 2\pi(42GHz)(0.67\Omega)(11.5 \text{ fF})}} = 379.8GHz$$

$$f_{\max, poly} = \frac{42.3GHz}{2\sqrt{100\mu S(20\Omega + 10\Omega) + 2\pi(42GHz)(20\Omega)(11.5 \text{ fF})}} = 83.8GHz$$

$$f_{\max, metal} = 4.5 f_{\max, poly}$$



QUANTIFICATION OF THE METAL GATE PROCESS

nMOS RESULTS: IV-Curves




Fig. 7 I_d vs. V_d for ($L = 0.25$, $W = 70$) nMOS Device

nMOS RESULTS: F_t and $F_{\max}$




Fig. 8 F_t and $F_{\max}$ for ($L = 0.25$, $W = 70$) nMOS Device

nMOS RESULTS




Fig. 9 I_d vs. V_d for nMOS Device

nMOS RESULTS: F_t and $F_{\max}$




Fig. 10 F_t and $F_{\max}$ for ($L = 0.25$, $W = 56$) nMOS Device

Conclusions

- 1.** Designed nMOS SOI devices with aluminum gate.
- 2.** Characterized dopant profile and activation levels using Secondary Ion Mass Spectrometry (SIMS) and spreading Resistance Profiling (SRP), respectively, which demonstrated high levels of dopant activation using laser annealing.
- 3.** Demonstrated the creation of very shallow junctions, in the order of 60 nm, using laser annealing.
- 4.** Created nMOS devices with I_d values of over 25 mA, F_t values of over 20 GHz, and $F_{\max}$ values of 50 GHz.
- 5.** Demonstrated feasibility of SOI Metal Gate Technology using laser annealing.

REPORT DOCUMENTATION PAGE				<i>Form Approved</i> <i>OMB No. 0704-01-0188</i>		
The public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden to Department of Defense, Washington Headquarters Services Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.						
PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.						
1. REPORT DATE (DD-MM-YYYY) 04-2005		2. REPORT TYPE Final		3. DATES COVERED (From - To)		
4. TITLE AND SUBTITLE NANOSECOND THERMAL PROCESSING FOR SELF-ALIGNED SILICON-ON-INSULATOR TECHNOLOGY				5a. CONTRACT NUMBER		
				5b. GRANT NUMBER		
				5c. PROGRAM ELEMENT NUMBER		
6. AUTHORS A. D. Ramirez B. W. Offord J. D. Popp S. D. Russell J. F. Rowland				5d. PROJECT NUMBER		
				5e. TASK NUMBER		
				5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) SSC San Diego San Diego, CA 92152-5001				8. PERFORMING ORGANIZATION REPORT NUMBER TD 3195		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Office of Naval Research 800 North Quincy Street Arlington, VA 22217-5660				10. SPONSOR/MONITOR'S ACRONYM(S) ONR		
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution is unlimited.						
13. SUPPLEMENTARY NOTES This is a work of the United States Government and therefore is not copyrighted. This work may be copied and disseminated without restriction. Many SSC San Diego public release documents are available in electronic format at http://www.spawar.navy.mil/sti/publications/pubs/index.html						
14. ABSTRACT Future radar and communications systems will have the need to use CMOS integrated circuits to provide increased analog and digital functions. Conventional CMOS technology has been locked into designing processes around polysilicon gate material because of the need for self-alignment. Low-resistance metal gates are superior for high-speed devices; however, their low melting point prevented their use in a self-aligned structure that experiences high-temperature processing (>700 °C). Silicon-on-Insulator (SOI) technology, non-refractory metal gates, and nanosecond laser processing were used to fabricate a self-aligned structure. These techniques will allow further scaling of CMOS devices and enable mixed-mode devices to be integrated on the same substrate. The laser is used to rapidly, on the order of nanoseconds, melt and redistribute the implanted dopants for the source and drain with minimal lateral diffusion, which lowers parasitic gate to drain and source overlap capacitance. Gate resistance can be lowered by at least an order of magnitude and optimal threshold control of pMOS and nMOS devices can be achieved by using an aluminum metal gate instead of a polysilicon gate. This process allows high-performance, low-power digital technology to be integrated with high F_{max} , low-noise RF devices.						
15. SUBJECT TERMS Mission Area: Microelectronics thermal processing excimer laser dopant activation n-channel Metal Oxide Semiconductor silicon-on-insulator laser annealing field-effect transistor						
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT		18. NUMBER OF PAGES	
a. REPORT U	b. ABSTRACT U	c. THIS PAGE U	 UU		 30	
19a. NAME OF RESPONSIBLE PERSON A. D. Ramirez						
19b. TELEPHONE NUMBER (Include area code) (619) 553-7561						

INITIAL DISTRIBUTION

20012	Patent Counsel	(1)
21511	J. Andrews	(1)
21512	Library	(2)
21513	Archive/Stock	(3)
285	S. D. Russell	(5)
2853	A. D. Ramirez	(5)
2876	B. W. Offord	(5)
2876	J. D. Popp	(5)
2876	J. F. Rowland	(5)

Defense Technical Information Center
Fort Belvoir, VA 22060-6218 (4)

SSC San Diego Liaison Office
C/O PEO-SCS
Arlington, VA 22202-4804 (1)

Center for Naval Analyses
Alexandria, VA 22311-1850 (1)

Office of Naval Research
ATTN: NARDIC
Philadelphia, PA 19111-5078 (1)

Government-Industry Data Exchange
Program Operations Center
Corona, CA 91718-8000 (1)

Approved for public release; distribution is unlimited.