Improving the FPGA Design Process Through Determining and Applying Logical-to-Physical Design Mappings

Abstract

This paper discusses several possible uses of the knowledge of how user's logical designs are mapped to physical FPGA circuits. Some of these uses include power analysis, useful feedback on physical design implementations, and direct, quick modifications of physical designs. As an example of how this knowledge can be used, we describe, in detail, how to determine the logical-to-physical mapping of Xilinx XC4000 circuits created with JHDL and how this mapping and FPGA state sampling, or readback, neables us to provide a hardware debugging environment with a complete visiblit of all flip-flops and LUT RAMs in executing hardware.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Jan 01, 2000
Accession Number
ADA451583

Entities

People

  • Brad Hutchings
  • Brent Nelson
  • Paul Graham

Organizations

  • Brigham Young University

Tags

Communities of Interest

  • Advanced Electronics
  • Cyber
  • Materials and Manufacturing Processes

DTIC Thesaurus Topics

  • Abstracts
  • Air Force
  • Algorithms
  • Computer Programming
  • Computer Programs
  • Computers
  • Debugging
  • Energy Consumption
  • Environment
  • Hash Tables
  • Language
  • Lessons Learned
  • Optimization
  • Permutations
  • Platforms
  • Simulations
  • Simulators

Fields of Study

  • Physics

Readers

  • Computer Programming and Software Development.
  • Computer Science.
  • Integrated Circuit Design and Technology.