Using Heterogeneous High Performance Computing Cluster for Supporting Fine-Grained Parallel Applications

Abstract

The use of a heterogeneous cluster comprised of host processors and Field Programmable Gate Arrays (FPGAs) was investigated for accelerating the performance of parallel fine-grained applications using a direct FPGA to FPGA communication channel. The communication channel is implemented with an all-to-all board that attaches directly to the FPGA boards via their I/O interface. Test scripts were written to test the all-to-all board. The necessary communication support was designed, tested, and implemented to allow message exchange over the all-to-all board. The all-to-all support provides a low latency, low-bandwidth, communication channel for the FPGAs that can considerably extend the range of parallel applications. The Parallel Discrete Event Simulation was used to demonstrate that this computing model can accelerate the performance of parallel applications.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Oct 01, 2006
Accession Number
ADA459900

Entities

People

  • Nael Abu-gazaleh

Organizations

  • Binghamton University

Tags

DTIC Thesaurus Topics

  • Air Force
  • Air Force Research Laboratories
  • Algorithms
  • Bandwidth
  • Calculators
  • Communication Channels
  • Computations
  • Computer Science
  • Computers
  • Debugging
  • Field Programmable Gate Arrays
  • High Performance Computing
  • Networks
  • Parallel Computing
  • Parallel Processing
  • Simulations
  • Simulators

Fields of Study

  • Physics

Readers

  • Parallel and Distributed Computing.