How to Fake a Rational Design Process using the SCR Method

Abstract

We explore the idea of faking a rational design process, a la Parnas and Clements by the application of the extended SCR Method of Heitmeyer and Bharadwaj. We argue that the formal artifacts created as a result serve as the basis for determining the work products associated with each step of the process, and whose quality assessment is aided by the application of tools in the SCR Toolset. Further, since the products associated with each step have a consistent formal denotation, the approach opens the possibility of significantly automating many process steps.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
May 10, 2003
Accession Number
ADA465070

Entities

People

  • Ramesh Bharadwaj

Organizations

  • United States Naval Research Laboratory

Tags

DTIC Thesaurus Topics

  • Abstracts
  • Actuators
  • Artifacts
  • Computer Programming
  • Computers
  • Diagrams
  • Embedded Systems
  • Information Operations
  • Military Research
  • Notation
  • Software Design
  • Software Development
  • Specifications
  • Standards
  • Verification
  • Wiring Diagrams

Readers

  • Educational Psychology
  • Software Engineering.