A Formal Model of Several Fundamental VHDL Concepts

Abstract

This paper presents a formal model of several fundamental concepts in VHDL including the semantics of individual concurrent statements, and groups of those statements, resolution functions, delta delays, and hierarchical component structuring. Based on this model, several extensions to VHDL are proposed, including nondeterministic assignments and unbounded asynchrony. Nondeterminism allows the specification of environments and of classes of devices. This model naturally captures the meaning of composition of VHDL programs.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Jun 01, 1994
Accession Number
ADA465716

Entities

People

  • David M. Goldschlag

Organizations

  • United States Naval Research Laboratory

Tags

Communities of Interest

  • Materials and Manufacturing Processes

DTIC Thesaurus Topics

  • Abstracts
  • Computer Programming
  • Computers
  • Electronic Mail
  • Environment
  • Information Operations
  • Language
  • Maryland
  • Military Research
  • Numbers
  • Programming Languages
  • Real Numbers
  • Semantics
  • Simulations
  • Simulators
  • Translations

Fields of Study

  • Computer science

Readers

  • Computational Linguistics
  • Parallel and Distributed Computing.