

Q2 Known Good Substrates Technical Report
 CONTRACT/PR NO. N00014-08-C-0398 Dow Corning Corporation
 Quarterly Technical Report
 Reporting Period: 1 January – 31 March 2009

Executive Summary

By quarter 2 of the program, most all subcontractors are under contract and technical progress is starting to develop. All subcontractors have received wafers and are in the device fabrication process.

Technical Progress

The following table documents the key program end metric goals.


Metric	50th Percentile	20th Percentile
MPD distribution 4H n+ 76 mm diameter (cm ⁻²)	2	<2
MPD distribution 4H n+ 100 mm diameter (cm ⁻²)	10	5
Net scratch length by LLS relative to wafer diameter (%)	30	15
Equivalent Epitaxy Defect Density 76mm diameter (cm ⁻²)	<5	<3
Epitaxy Doping Target Accuracy	+/- 15%	+/-10%
Epitaxy Doping Variation within wafer (Max-Min/Min, %)	25%	10%
Substrate Resistivity Maximum 4H n+ all diameters	0.020	0.018



The table is now color coded to reflect the status of the program. Green=met goal; yellow=nearly met; red=not met. Details and data pertinent to the specific goals are provided in the next section of the report.



REPORT DOCUMENTATION PAGE			Form Approved OMB No. 0704-0188		
The public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number. PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.					
1. REPORT DATE (DD-MM-YYYY) 05-05-2009		2. REPORT TYPE Technical Report		3. DATES COVERED (From-To) 01-01-2009 to 03-31-2009	
4. TITLE AND SUBTITLE Q2 Known Good Substrates Technical Report			5a. CONTRACT NUMBER N00014-08-C-0398		
			5b. GRANT NUMBER		
			5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S) Loboda, Mark; Carlson, Eric; Chung, Gilyong; Lauer, Rebecca			5d. PROJECT NUMBER		
			5e. TASK NUMBER		
			5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Dow Corning Corporation 2200 West Salzburg Rd, P.O. Box 994 Midland, MI 48686-0994			8. PERFORMING ORGANIZATION REPORT NUMBER N/A		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS Office of Naval Research 875 North Randolph St. Attn: Paul Maki, Code: 313 Arlington, VA 22203-1995			10. SPONSOR/MONITOR'S ACRONYM(S) ONR (Office of Naval Research)		
			11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/AVAILABILITY STATEMENT Unclassified/Unlimited					
13. SUPPLEMENTARY NOTES					
14. ABSTRACT The Known Good Substrates (KGS) Phase III program was initiated 29 September 2008. Wafer, epitaxy, modeling and metrology work has been the main focus of efforts in Q2. This technical report summarizes the progress by all team members against the tasks and milestones.					
15. SUBJECT TERMS SiC wafer, SiC epitaxy, SiC material metrology					
16. SECURITY CLASSIFICATION OF: U			17. LIMITATION OF ABSTRACT UU	18. NUMBER OF PAGES 10	19a. NAME OF RESPONSIBLE PERSON Mark Loboda
a. REPORT U	b. ABSTRACT U	c. THIS PAGE U			19b. TELEPHONE NUMBER (989) 496-6249



Progress against Metrics – Percentile Values

In addition to the program metrics, charts also show roadmap metric targets which were developed during discussions with partners during the Jan 2009 KGS II Review meeting.











New Metrics and Goals from Roadmap Discussion:



Project Milestones

Task 1: SiC Wafers Products

Highlights:

- Two wafer shipments have been completed to Rutgers, Microsemi and GeneSiC. The second set of wafers delivered to Rutgers and Microsemi were processed with DCCSS new epi process resulting in improved doping uniformity and lower defects.
- 4H SiC n+ wafers from the new SSM2 process are now available and will be used for the third lot of epiwafer deliverables.
- Expansion progress using the SSM2 process has now reached greater than 95mm. The first 100mm wafers are expected in July.

Roadblocks:


- Practice on volume processing of polishing for 100mm wafers is not yet possible. Any problems will not become visible until wafering can receive 100mm material.

Project Milestones

Task 2: Continuous Improvements in SiC Substrates

Highlights

- Diameter expansion with SSM2 method has passed 95mm. Performance is consistent with the prior diameter material.
- Optimization of resistivity in n+ 4H-SiC has delivered first SSM2 material with resistivity in the range of 0.018-0.020 ohm cm.
- X-ray topographs were carried out at SUNY on recent SSM2 growths. The resulting topographs on five different SSM2 growths have shown a step change improvement of the crystal quality. The new SSM2 process has removed the majority of the grain boundaries. The micropipe densities assessed from XRT images for all five boules have been shown to be $< 0.2 \text{ cm}^{-2}$. Threading screw dislocations are $< 1000 \text{ cm}^{-2}$ and the overall strain is greatly reduce as shown by the shape of the reflection XRT images.



Grazing incident X-ray topographs of a typical SSM1 wafer, a 2-inch DCCS expansion wafer, a 70 mm DCCS expansion and a 76 mm DCCS expansion wafer.

Task 3. Metrology for wafer specifications

Highlights

- LLS device prediction for high voltage breakdown yield (60% of theoretical punch-through breakdown or 600V at 5 um drift layer) has been optimized. More wafer sampling from a different device fabricator makes LLS recipe statistically reliable. Now the high voltage LLS can predict yield discrepancy within 6+/-3%.
- More SLIOS data confirms extremely low stacking fault (SF) generation in DCCSS's new material (SSM-1).

Task 4. Device Technology Maturation

Highlights:

- MOS oxide breakdown failure - MOS capacitors are fabricated with PECVD oxide and NO passivation at NRL and Auburn Univ. I-V sweep shows typical Fowler-Nordheim charge injection in devices not having pre-mature breakdown. Oxide breakdown testing left burnt spots on the metal gate and those are countable. The defect density from the burnt spot is about $3 \times 10^3/\text{cm}^2$. Site registration with image scanning and KOH etching are performed to understand underlying material defect with burnt spots. Preliminary data suggests no correlation between burnt spots in MOS capacitors and underlying material defects. This supports previous data showing no correlation between dislocations and TDDB failure spots from GE and Auburn Univ. and DCCSS oxide leakage data showing no correlation between oxide leakage current and dislocation density. These burnt spots are more likely related with particulate defects from PECVD and annealing furnace systems.

Progress toward Milestones for End of Program

Thrust	End of Quarter:	Milestone	Progress in Quarter
Task 1: SiC Wafer Products	1	Deliver 76mm diode epitaxial wafers for device fabrication	Wafers delivered.
	2	Deliver 76mm transistor epitaxial wafers for device fabrication	Wafers delivered.
	3	Deliver 100 mm diode epitaxial wafers for device fabrication	
Task 2: Continuous Improvements in SiC Substrates	3	Complete third generation development of advanced PVT/CVT methods to reduce stresses and micropipes in 4H SiC Wafers	SSM-2 wafers now put into production. 100 mm expansion work now at >95mm.
Task 3: Metrology for Wafer Specifications	1	Deliver LLS/lifetime maps for diode epitaxial wafers	Data generated
	2	Deliver LLS/lifetime maps for transistor epitaxial wafers	Data generated
	3	Deliver LLS/lifetime maps for 100mm diode epitaxial wafers for device fabrication	
Task 4: Device Technology Maturation	4	Delivery of final report on diode performance and linkage to defects, epitaxial layer metrics	
	4	Delivery of final report on transistor performance and linkage to defects, epitaxial layer metrics	
	4	Publish revised roadmap to reflect device progress	

Appendix 1: KGS Subcontractors and Quarterly Progress Points

Subcontractor	Area of Focus	Progress This Quarter
Northrup Grumman Electronics Systems	SiC-SIT full device testing	NGES reviewing recent wafer samples made with process delivering better doping uniformity.
Microsemi	High Power SiC SIT fabrication and testing	Two lots of SITs now in device fab.

GeneSiC Semiconductors	JBS Diode and normally off JFET fabrication and testing	Currently tuning Schottky metal process and implant layout.
Rutgers	Normally off VJFET fabrication and testing	First lot is now in planarization and passivation.
SUNY – Stony Brook	Crystal Structure of SiC	Analysis of SSM2 material by XRT. Defect counts are as low as the best SiC measured.
Arizona State University	SiC Oxides, carrier lifetime and device failure analysis	
Auburn University	Growth and characterization of oxides on SiC	First group of MOSCAP samples completed Fab and will be tested at Auburn and ASU
Purdue University	High current testing and modeling of SiC diodes	Testing of PiN diodes from KGS II has started.
Carnegie Mellon University	Crystal growth parameters which impact mobility and ohmic contact formation	
Fluxtrol	Modeling and design of high uniformity induction heating systems	
NRL	Stress and reliability testing	Completed 100 hrs of 200C testing on Microsemi JBS diodes; diodes are stable.

Milestones at End of Program (no progress to report for Q2)

- Generational improvement of 4H SiC wafer crystal quality summarized by XRT and MPD analysis
- General impact of crystal mosaicity and diode performance
- Assessment of oxide quality for 76mm/100mm 4H epiwafers at different substrate orientations
- Pareto of materials defect impact by unit process in JFET fabrication
- SiC materials parameter assessed as most important for JFET performance improvements based on wafer probe data (Roadmap input – Microsemi, NGES, Rutgers, GeneSiC)
- Product device level qualification testing performance of 4H SiC in SIT process (NGES)
- SiC materials parameter assessed as most important for performance improvements in devices with p- epilayers based on wafer probe data (Roadmap input – GeneSiC, others)
- SiC materials parameter assessed as most important for JBS diode performance improvements based on wafer probe data (Roadmap input - GeneSiC)