

4H-SiC Power Bipolar Junction Transistor with a Very Low Specific On-resistance of 2.9 mΩ.cm²

Jianhui Zhang, *member, IEEE*, Petre Alexandrov, *member, IEEE*,
Terry Burke, *member, IEEE*, and Jian H. Zhao, *Senior Member, IEEE*,

Abstract— This paper reports a newly achieved best result on the specific on-resistance ($R_{sp,on}$) of power 4H-SiC bipolar junction transistors (BJT). A 4H-SiC BJT based on a 12 μm drift-layer shows a record low specific-on resistance of only 2.9 mΩ.cm², with an open base collector-to-emitter blocking voltage (V_{ceo}) of 757 V, and a current gain of 18.8. The active area of this 4H-SiC BJT is 0.61 mm², and it has a fully inter-digitated design. This high performance 4H-SiC BJT conducts up to 5.24 A at a forward voltage drop of $V_{CE} = 2.5$ V, corresponding to a low $R_{sp,on}$ of 2.9 mΩ.cm² up to $J_c = 859$ A/cm². This is the lowest specific on-resistance ever reported for high power 4H-SiC BJTs.

Index Terms—Silicon carbide, bipolar junction transistors (BJTs), power transistors

Jianhui Zhang, and Petre Alexandrov are with United Silicon Carbide, Inc, New Brunswick Technology Center, New Brunswick, NJ 08901, USA and both are part time students with Rutgers University. Terry Burke is with U.S. Army TACOM, Warren, MI 48397, Jian H. Zhao is with SiCLAB, ECE Department, Rutgers University, Piscataway, NJ 08854, USA.

Report Documentation Page			Form Approved OMB No. 0704-0188		
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.					
1. REPORT DATE 12 APR 2006		2. REPORT TYPE N/A		3. DATES COVERED -	
4. TITLE AND SUBTITLE 4H-SiC Power Bipolar Junction Transistor with a Very Low Specific On-resistance of 2.9 mΩ.cm²				5a. CONTRACT NUMBER	
				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S) Jianhui Zhang; Petre Alexandrov; Terry Burke; Jian H. Zhao				5d. PROJECT NUMBER	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) US Army RDECOM-TARDEC 6501 E 11 Mile Rd Warren, MI 48397-5000, USA United Silicon Carbide, Inc, New Brunswick Technology Center, New Brunswick, NJ 08901, USA SiCLAB, ECE Department, Rutgers University, Piscataway, NJ 08854, USA.				8. PERFORMING ORGANIZATION REPORT NUMBER 15694	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S) TACOM/TARDEC	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S) 15694	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release, distribution unlimited					
13. SUPPLEMENTARY NOTES The original document contains color images.					
14. ABSTRACT					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT SAR	18. NUMBER OF PAGES 13	19a. NAME OF RESPONSIBLE PERSON
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified			

I. INTRODUCTION

Silicon Carbide electronic devices have got more and more attentions recently due to its wide band-gap material properties and fast-maturing technologies. 4H-SiC ($E_g=3.26$ eV) bipolar junction transistor (BJT) is an important switching device for high power and high temperature applications, which is an intrinsically normally-off device, does not have the gate oxide problems and conducts higher current with low forward voltage drop. For a power 4H-SiC BJT device, high blocking voltage [1], low on-state resistance and high current gain [2,3] are desirable for better efficiency. The most recently reported high power 4H-SiC BJTs with a low specific on-resistance ($R_{sp,on}$) include (i) a $V_{ceo} = 1400$ V, 17 A BJT showing a current gain of 14 and an R_{SP_ON} of $5.3 \text{ m}\Omega\cdot\text{cm}^2$ [4]; (ii) a $V_{ceo} = 1450$ V BJT with a current gain of 14 and an R_{SP_ON} of $5.4 \text{ m}\Omega\cdot\text{cm}^2$ [5]; (iii) a 1000 V BJT with a current gain of 40 and an R_{SP_ON} of $6.0 \text{ m}\Omega\cdot\text{cm}^2$ [6]; (iv) a 1677 V, $5.7 \text{ m}\Omega\cdot\text{cm}^2$ 4H-SiC BJT with a current gain of 7.1 [7]; (v) a 1600 V-20 A 4H-SiC BJT with $R_{sp,on}=4.5 \text{ m}\Omega\cdot\text{cm}^2$ and a current gain of 40 [8]; (vi) a 3200 V, 10 A 4H-SiC BJT with a current gain of 44 and a specific on-resistance of $8.1 \text{ m}\Omega\cdot\text{cm}^2$ [9]; (vii) a 1836V, $4.7 \text{ m}\Omega\cdot\text{cm}^2$ 4H-SiC BJT with a current gain of 8.8 [10]. This paper reports a newly developed 4H-SiC BJT with a record low specific on-resistance (R_{SP_ON}) of only $2.9 \text{ m}\Omega\cdot\text{cm}^2$ up to $J_c = 859 \text{ A/cm}^2$, a high blocking voltage V_B (V_{ceo}) of 757 V and a good DC current gain(I_c/I_b) of 18.8.

II. DEVICE DESIGN AND FABRICATION

Fig.1 shows a simplified cross-sectional view of the 4H-SiC BJT structure. The 4H-SiC wafer was purchased from Cree Inc. Three epi-layers are grown on the 8° off-axis n-type

4H-SiC substrate. The top n^+ epi-layer of 0.8 μm is heavily doped to about $2 \times 10^{19} \text{ cm}^{-3}$ to serve as the emitter. The base p-type epi-layer is 1.0 μm thick and is doped to $4.1 \times 10^{17} \text{ cm}^{-3}$. The collector drift layer of 12 μm is lightly-doped to $8.5 \times 10^{15} \text{ cm}^{-3}$. The fabrication process starts from the dry-etching of the emitter fingers by inductively coupled plasma (ICP) etching in a gas mixture of freon and oxygen at an etching rate of 70-80 nm/min. The emitter finger width is 10 μm and the etching depth is 1.0 μm . The p-type epi-layer was exposed in the base trench and the JTE region. To achieve better base ohmic contact, a 3 μm -wide region in the center of the 13 μm -wide base trench was implanted at room temperature with carbon and aluminum co-implantation [11], which consists of C ions of $4 \times 10^{14} \text{ cm}^{-2}$ at 28 keV, $5.2 \times 10^{14} \text{ cm}^{-2}$ at 60 keV, and $1.1 \times 10^{14} \text{ cm}^{-2}$ at 75 keV plus Al ions of $3.6 \times 10^{14} \text{ cm}^{-2}$ at 50 keV and $7.5 \times 10^{14} \text{ cm}^{-2}$ at 100 keV. The spacing between the implanted base region and the emitter mesa edge (BE-spacing) is 5 μm . The ion-implantation activation annealing was done at 1550°C for 30 min in Ar ambient. Device edge termination applied a single step JTE of 150 μm -wide based on an ion-implanted p-layer and the base epi-layer. The isolation between each device is served by a mesa etching of $\sim 1.5 \mu\text{m}$ into the drift layer. Surface passivation was first done by a regular wet thermal oxidation for 2 hours at 1100°C followed by a one-hour Ar annealing at 1100°C, then the sample was re-annealed in wet-oxygen for 3 hours at 950°C. After the thermal oxidation, 500 nm SiO_2 and 250 nm Si_3N_4 were deposited by PECVD to seal the thermal passivation layer. Device contact windows were opened by ICP etching and wet-etching, Ni/AlTi/Ni was sputtered on the base contact region, Ni was sputtered on the emitter contact region and the collector. The Ohmic contact annealing was carried out at 1000°C for 5 minutes in Argon forming gas (5% H_2 in Ar) by using a rapid thermal

processing (RTP) system. After Ohmic contact formation, about 3 μm Al/AlTi was sputtered and wet-etched to form a thick overlay metal on the base and emitter fingers to improve the voltage and current distribution. Then, 1.4 μm multi-layer of SiO_2 and Si_3N_4 were deposited by PECVD to cover all the sample surface. The contact windows for the base bonding pad, the emitter bonding pad and the emitter fingers were opened by ICP, and over 0.5 μm Ti / Au were deposited. Fig.2 shows a photo of the fabricated 4H-SiC BJT device. The 4H-SiC BJT device has a footprint of 1.2 mm $\times$ 1.4 mm including the bonding pads and the JTE region. This BJT device contains 37 emitter fingers and 38 base fingers in a fully inter-digitated geometry. The finger length is 728 μm , and the width of the emitter mesa and base trench are 10 μm and 13 μm , respectively. Excluding the bonding pads and the edge termination region, the device active area is 0.61 mm².

III. EXPERIMENTAL RESULTS AND DISCUSSIONS

Measured from the on-chip TLM (transmission line model) structure, the emitter n-type specific contact resistance and n⁺ emitter layer sheet resistance are $1.1 \times 10^{-5} \Omega \cdot \text{cm}^2$ and 147 Ω , respectively, while the p-type specific contact resistance and p-base sheet resistance are $2.6 \times 10^{-2} \Omega \cdot \text{cm}^2$ and 33 k Ω , respectively.

The device DC I-V characteristics were measured mainly by Tektronix 371A curve tracer. Fig. 3 shows the I-V characteristics of a single 4H-SiC BJT cell at room temperature. This BJT device conducts 5.24 A collector current ($J_c = 859 \text{ A/cm}^2$) at a forward voltage drop of 2.5 V, corresponding to a specific on- resistance of only 2.9 m $\Omega \cdot \text{cm}^2$. This is so far the lowest specific on-resistance ever reported for 4H-SiC bipolar

transistors. The maximum collector current was measured up to 8.2 A ($J_c = 1344 \text{ A/cm}^2$) and is actually limited by the capability of Tektronix 371A curve tracer. The DC current gain is 18.8 at $I_c=3.75 \text{ A}$ ($J_c=615 \text{ A/cm}^2$) and $V_{ce}=4.6 \text{ V}$. The open base blocking voltage (V_{ceo}) was measured up to 757 V with 231 μA leakage current in Fluorinert.

The key to achieving this record low specific on-resistance is biasing the base-emitter junction uniformly so that each part of the active area works homogeneously. Therefore, the base overlay metal plays a critical role, which carries the base current from the bonding pad to the end of each base fingers. We reported two similar 4H-SiC BJTs before [7,10] with nearly same active area. The $5.7 \text{ m}\Omega\cdot\text{cm}^2$ BJT device [7] has 0.4 μm Ti/Au as the base overlay metal, and its base contact region is as wide as 11 μm . We pointed out in that paper that the BE junction needs to be more uniformly biased. Therefore, in the following batch of our 4H-SiC BJT study, we put down about 2.1 μm AlTi/Mo as the base overlay metal, and reduced the pitch from 33 μm to 22 μm . That BJT device shows an absolute specific on-resistance of $4.7 \text{ m}\Omega\cdot\text{cm}^2$ and a differential specific on-resistance of only $3.9 \text{ m}\Omega\cdot\text{cm}^2$ [10]. But the current gain of the both previous BJTs is only about 7.1 and 8.8, which requires large base current to be distributed across the whole device active area, thus even thicker base metal might be needed. In the 4H-SiC BJT reported in this paper, we successfully got the current gain (I_c/I_b) as high as 18.8, which significantly reduces the required base driving current, and we still put down 3.0 μm Al/AlTi as the base overlay metal. Hence we have successfully achieved this record low specific on-resistance of only $2.9 \text{ m}\Omega\cdot\text{cm}^2$. Fig.4 shows the forward I-V characteristics of the base-emitter (BE) junctions of this $2.9 \text{ m}\Omega\cdot\text{cm}^2$ BJT device and the earlier $4.7 \text{ m}\Omega\cdot\text{cm}^2$ BJT device. Clearly, we could see a big improvement on the BE

junction forward I-V characteristics, and we believe it leads to a more uniformly-biased BE junctions across the whole device area.

It has been proved that the current gain of 4H-SiC BJTs is more determined by the epi-layer growth process rather than the device fabrication process [3,6,7,8,9,12]. On a similar 4H-SiC BJT wafer we fabricated before, the current gain was about 24.8 [12]. The blocking performance ($V_{ce0}=757V$) on this 4H-SiC BJT only reaches about half of its theoretical value, which is due to the excessive SiC consumption in the JTE region during the thermal oxidation process.

IV. SUMMARY

A 4H-SiC power BJT with a record low specific on-resistance of $2.9 \text{ m}\Omega\cdot\text{cm}^2$ has been demonstrated based on a drift layer of $12 \text{ }\mu\text{m}$ doped to $8.5\times 10^{15} \text{ cm}^{-3}$. The blocking voltage V_B (V_{ce0}) is 757 V, and the current gain is 18.8. The uniform biasing of base-emitter junction across the whole device active area is the key to achieving this best result on the specific on-resistance.

Acknowledgment: Authors at RU acknowledge financial support provided by United Silicon Carbide, Inc. Work at USCI was supported in part by a TACOM SBIR program (DAAE07-02-C-L050).




Fig.1




Fig.2




Fig.3




Fig.4

FIGURE CAPTIONS

Fig. 1. Cross sectional view of the 4H-SiC BJT device

Fig. 2. Photo of a fabricated 4H-SiC BJT.

Fig. 3. I-V characteristics of the 4H-SiC BJT.

Fig. 4. Forward I-V characteristics of the base-emitter junction.

References:

- [1] J. Zhang, J. H. Zhao, P. Alexandrov and T. Burke, "Demonstration of first 9.2 KV 4H-SiC bipolar junction transistor", in IEE Electronics Letters, Vol.40, pp1381-1382, 2004.
- [2] C.-F. Huang and J. A. Cooper, Jr., "High current gain 4H-SiC NPN Bipolar Junction Transistors," IEEE Electron Device Lett., vol.24, pp.396-398, Jun. 2003.
- [3] J. Zhang, P. Alexandrov, and J. H. Zhao, "High Power(500 V-70 A) and High Gain(44-47) 4H-SiC Bipolar Junction Transistors", in *Materials Science Forum*, Vol. 457-460, pp1149-1152, 2004.
- [4] A. Agarwal, S. H. Ryu, C. Capell, J. Richmond, J. Palmour, H. Bartlow, P. Chow, S. Scozzie, W. Tipton, S. Baynes and K. Jones, "SiC BJT technology for power switching and RF applications." in *Materials Science Forum*, vol. 457-460, pp.1141-1144, 2004.
- [5] A. Agarwal, S. H. Ryu, J. Richmond, C. Capell, J. W. Palmar, S. Balachandran, T. P. Chow, B. Geil, S. Bayne, C. Scozzie and K. A. Jones, "Recent progress in SiC bipolar junction transistors", in *IEEE Int. Symp. On Power Semiconductor Devices and IC's (ISPSD) 2004*, pp. 361-364.
- [6] S. Krishnaswami, A. Agarwal, C. Capell, J. Richmond, S.H. Ryu, J. Palmar, S. Balachandran, T. P. Chow, S. Bayne, B. Geil, K. A. Jones and C. Scozzie, "1000 V-30 A SiC bipolar junction transistors and integrated darlington pairs", in *Materials Science Forum* Vol. 483-485, pp901-904, 2005.
- [7] Jianhui Zhang, Petre Alexandrov, Jian H. Zhao and Terry Burke, "1677 V, 5.7 mΩ.cm² 4H-SiC BJTs", in IEEE Electron Device Letters, Vol. 26, pp188-190, 2005.

- [8] Anant K. Agarwal, Sumi Krishnaswami, James Richmond, Craig Capell, Sei-Hyung Ryu, John W. Palmour, Santosh Balachandran, T. Paul Chow, Stephen Bayne, Bruce Geil, Charles Scozzie and Kenneth A. Jones, "Evolution of the 1600 V, 20 A, SiC bipolar junction transistors", in Proc. Of 17th international symposium on power semiconductor devices & IC's (ISPSD), pp271-274, 2005.
- [9] Sumi Krishnaswami, Anant Agarwal, James Richmond, Craig Capell, Sei-Hyung Ryu, John Palmour, Bruce Geil, Dimosthenis Katsis, and Charles Scozzie, "High temperature characterization of 4H-SiC bipolar junction transistors", in ICSCRM 2005.
- [10] Jianhui Zhang, Jian Wu, Petre Alexandrov, Terry Burke, Kuang Sheng and Jian H. Zhao, "1836 V, 4.7 mΩ.cm² high power 4H-SiC bipolar junction transistor", in ICSCRM 2005.
- [11] Kiyoshi Tone and Jian H. Zhao, "A comparative study of C plus Al coimplantation and Al implantation in 4H- and 6H-SiC", in *IEEE Transactions on Electron Devices*, Vol. 46, No. 3, pp612-619, 1999.
- [12] J. H. Zhao, J. Zhang, P. Alexandrov, X. Li, and T. Burke, "A High Voltage (1,750 V) and High Current Gain ($\beta = 24.8$) 4H-SiC Bipolar Junction Transistor Using a Thin (12 μm) Drift Layer", in *Materials Science Forum*, Vol. 457-460, pp1173-1176, 2004.