

Intelligent Automation Incorporated

Coherent distributed radar for high-resolution through-wall imaging

SBIR Phase I Progress Report 7

Contract No. N00014-10-C-0277

Sponsored by

Office of Naval Research

• COTR/TPOC: Martin Kruger • • • • •

Prepared by

Eric van Doorn, Ph.D. (PI)

Satya Ponnaluri, Ph.D.



Distribution Statement A: Approved for public release; distribution unlimited.

Report Documentation Page				Form Approved OMB No. 0704-0188	
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.					
1. REPORT DATE 2010		2. REPORT TYPE		3. DATES COVERED 00-00-2010 to 00-00-2010	
4. TITLE AND SUBTITLE Coherent distributed radar for high-resolution through-wall imaging				5a. CONTRACT NUMBER	
				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S)				5d. PROJECT NUMBER	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Intelligent Automation Incorporated,15400 Calhoun Drive, Suite 400,Rockville,MD,20855				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited					
13. SUPPLEMENTARY NOTES					
14. ABSTRACT					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT Same as Report (SAR)	18. NUMBER OF PAGES 3	19a. NAME OF RESPONSIBLE PERSON
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified			

Summary

In this performance period we performed the first measurements with the digital synchronization transceiver hardware. We have characterized the tenability and stability of the reference clocks used to clock the transceiver's digital hardware. We have tested the ADC board, and have discovered several issues with its performance. We have completed the redesign of the ADC board to address these issues. The RF front-end is in manufacture now, and will be tested shortly. We have finalized our approach to frequency synchronization which addresses the effects of multipath and mobility. We have tested the frequency synchronization algorithm in a loopback test on the digital transceiver hardware. We are designing a final demonstration using the synchronization transceiver and in-house radar- and high-precision hardware.

1.0 INTRODUCTION

In this report we discuss progress in hardware design, synchronization algorithm, and definition of the final demonstration.

1.1 Synchronization algorithm

We have completed Matlab simulations of the estimated the performance of frequency estimation algorithm under varying SNR through simulations. We have also tested this algorithm using data collected on the digital transceiver in a loopback test, i.e. the transceiver transmits a tone and receives it simultaneously. For relevant achievable SNR values, and mobility consistent with hand-held radars, the accuracy of the frequency estimation algorithm is comparable to the tenability and stability of the reference clocks. This means that frequency estimation may not be needed during operation in the field more than once a day. To reduce the effort in implementing the frequency synchronization algorithm, we have decided to implement it outside the FPGA, in an external processor in floating point precision.

For time synchronization, we are now completing Matlab simulations of our synchronization of multiple moving nodes, in a multi-tap multipath channel. We have also started implementation of the time offset estimation algorithm in the digital hardware.

1.2 Hardware design

Part of the hardware design and implementation was supported by other efforts at IAI using the same hardware design. The RF layout was sent out for manufacture, and will be tested in October, 2010. The ADC board testing was completed, and has prompted a redesign to address problems with the analog input circuit, specifically level shifters. The redesign has been sent out for manufacture and the redesigned hardware testing will be completed in October, 2010.

We have extensively tested the stability and tenability of the reference clocks used for the synchronization transceivers. We have developed an automated (using LabView) test set-up to accurately measure the frequency offset between two clocks, and used it to characterize the stability of the clocks over time scales varying from 0.05s to several hours. We have also studied the effect of power supply stability and accuracy on clock frequency accuracy and stability. We are using these results to select proper power supplies and tuning circuits to tune the clocks in the field.

1.3 Preparation for final demonstration

We have accelerated the preparation of the final demonstration. We are redesigning a previously developed through-wall radar to be interfaced to our synchronization hardware. We are also planning for manufacture of a second unit of this radar, so that we can demonstrate the improved cross range resolution afforded by using two separated, tightly synchronized radars.

3.0 CONCLUSIONS AND WORK PLANNED FOR NEXT REPORTING PERIOD

The next reporting period will focus on implementation of the time offset estimation algorithm in the digital hardware, characterization and testing of the RF hardware, specifically the achieved noise figure, and ability to accurately measure hardware delays. We will complete the definition of the final demonstration and present a schedule of activities remaining in preparation for the demonstration.

3.0 REFERENCES

None.

4.0 LIST OF SYMBOLS, ABBREVIATIONS, AND ACRONYMS