

REPORT DOCUMENTATION PAGE				<i>Form Approved</i> OMB No. 0704-0188	
Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing this collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number. PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.					
1. REPORT DATE (DD-MM-YYYY) 30-NOV-2010		2. REPORT TYPE Technical Paper		3. DATES COVERED (From - To) NOV 2010 - DEC 2010	
4. TITLE AND SUBTITLE Demonstration of a 10 GHz CMOS-Compatible Integrated Photonic Analog-to-Digital Converter				5a. CONTRACT NUMBER FA8720-05-C-0002	
				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S) Matthew E. Grein, Steven J. Spector, Anatol Khilo, Amir H. Najadmalayeri, Michelle Y. Sander, Michael Peng, Jade Wang, Cheryl M. Sorace, Michael W. Geis, Matthew M. Willis, Donna M. Lennon, Jung. U. Yoon, Theodore M. Lyszczarz, Erich P. Ippen, and Franz X. Kartner				5d. PROJECT NUMBER	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) MIT Lincoln Laboratory 244 Wood Street Lexington, MA 02420				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING / MONITORING AGENCY NAME(S) AND ADDRESS(ES) DARPA 3701 N. Fairfax Dr. Arlington, VA 22203				10. SPONSOR/MONITOR'S ACRONYM(S) MTO	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION / AVAILABILITY STATEMENT DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.					
13. SUPPLEMENTARY NOTES					
14. ABSTRACT We demonstrate a photonic ADC using mostly CMOS-compatible devices integrated on silicon to optically sample and electronically digitize a 10-GHz RF signal with 37.9 dB SNR (6.0 ENOB) with a 1 GSPS optical pulse train.					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF: U			17. LIMITATION OF ABSTRACT SAR	18. NUMBER OF PAGES 3	19a. NAME OF RESPONSIBLE PERSON Zach Sweet
a. REPORT U	b. ABSTRACT U	c. THIS PAGE U			19b. TELEPHONE NUMBER (include area code) 781-981-5997

DATE: 30 Nov 10

CASE # 66ABW-2010-1419

Demonstration of a 10 GHz CMOS-Compatible Integrated Photonic Analog-to-Digital Converter

Matthew E. Grein¹, Steven J. Spector¹, Anatol Khilo², Amir H. Najadmalayeri², Michelle Y. Sander², Michael Peng², Jade Wang¹, Cheryl M. Sorace², Michael W. Geis¹, Matthew M. Willis¹, Donna M. Lennon¹, Jung U. Yoon¹, Theodore M. Lyszczarz¹, Erich P. Ippen², and Franz X. Kärtner²

¹Lincoln Laboratory, Massachusetts Institute of Technology, 244 Wood Street, Lexington, MA 02420

²Research Laboratory of Electronics, Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, MA 02139
megrein@ll.mit.edu

Abstract: We demonstrate a photonic ADC using mostly CMOS-compatible devices integrated on silicon to optically sample and electronically digitize a 10-GHz RF signal with 37.9 dB SNR (6.0 ENOB) with a 1 GSPS optical pulse train.

©2010 Optical Society of America

OCIS codes: (070.1170) Analog optical signal processing, (250.5300) Photonic integrated circuits, (140.4050) Mode-locked lasers

Photonic sampling coupled with electrical digitization and quantization has the potential to extend the performance of analog-to-digital conversion (ADCs) orders of magnitude beyond what is possible with all-electrical ADC technology by exploiting two features: the ultralow timing jitter (< 10 fs) of modelocked lasers for sampling, and interleaving multiple lower-rate samples in parallel with high optical-to-electrical isolation. There are numerous approaches to photonic ADC architectures that have been proposed and demonstrated, including phase-encoded sampling [1], time stretching [2-4], and MSM switching [5], each exhibiting various degrees of complexity and performance (also see review article [6]). Most methods require channelizing and interleaving the high-rate optical samples to a lower rate that can be quantized with conventional ADCs, and the resolution of the system requires that each channel be carefully controlled with extreme precision. Most of the demonstrated approaches to date are difficult to scale beyond a few-to-tens of channels using bulk components. Optical sampling and channelization in a CMOS-integrated silicon substrate has the potential to alleviate both constraints. We have proposed an optically-sampled ADC architecture—GigaHertz Optical Sampling Technology (GHOST)—where most of the required devices, including the optical Mach-Zehnder modulator, filter banks, and photodetectors, are integrated on a CMOS chip developed as part of a library of Electronic Photonic Integrated Circuit (EPIC) devices as described elsewhere [7]. In this work, we demonstrate GHOST using CMOS-compatible photonic components on an EPIC chip to digitize a 10 GHz RF signal resulting in a quantized, aliased signal (sampled in this demonstration at 1 GSPS) with 37.9 dB SNR (6.0 ENOB) at -15 dBFS of the ADC and mainly limited by the available optical signal power.

In the GHOST sampling architecture, to create an effective sampling rate of 20 GSPS to digitize a 10 GHz RF waveform requires 20 pulsed wavelength channels that are each sampled and quantized at 1 GSPS and then interleaved digitally. The 20 pulsed wavelength channels are generated off chip using a modelocked laser and either a demultiplexer with time delays or an appropriate length of dispersive fiber [7] to create the proper mapping of wavelength and temporal sampling position, and quantization and digitization are achieved with twenty electronic ADCs and a computer for signal reconstruction. For these experiments, we only generated two of the twenty wavelength channels for demonstration purposes. The optical pulse train at 1.05 GHz was generated with an Erbium-doped linear-cavity fiber laser producing 200fs pulses and 10 mW output power. The pulse train was split, filtered, and recombined (using two 3-dB fused-fiber couplers, two 0.8-nm optical filters (Koshin Kogaku, one tuned near 1575 nm and the other to 1576 nm), and a variable time delay (Santec, ODL-330)) to produce a composite pulse train at 2.1 GHz. The pulse train was then amplified using a 45-dB gain L-band EDFA to produce $\sim +4$ dBm average optical power and coupled to the EPIC chip with a tapered optical fiber. The EPIC chip (fabricated and packaged at Lincoln Laboratory) contains a dual-output silicon modulator with a 500- μ m p-n junction operated in depletion [9]. At low bias voltages the modulator has a $V_{\pi L}$ of 1 V $\cdot$ cm and a bandwidth of 10 GHz. The GHOST architecture and EPIC chip are shown in Figure 1.

The coupled 2.1 GHz sampling pulse train was modulated by an externally-applied 10 GHz waveform with an integrated dual-output modulator (reversed biased with ~ -2.0 V) and thermally biased to be in quadrature, and each of the two wavelength channels were split into two complimentary outputs and demultiplexed down to 1.05 GHz




Figure 1. a) Schematic layout for the optically sampled analog-to-digital converter. The grey-box elements show the devices that were integrated onto a monolithic CMOS EPIC chip, including a dual-output optical modulator, three pairs of matched second-order microring filter banks, and four pairs of photodiodes; and b) Top-view of EPIC integrated chip and packaging with SMA connectors for the modulator input and eight output photocurrents, and 15 low-speed connections for modulator biasing and second-order microring filter tuning.

with a complimentary pair of second-order, thermally-tuned microring filters nominally $5.0\ \mu\text{m}$ in diameter with Ti heaters for tuning. The demultiplexed pulse train was then detected with an integrated silicon waveguide photodiode [10] biased at $+5.0\ \text{V}$ to generate an average $\sim 10\ \mu\text{A}$ photocurrent. Post-detection electronics were used to boost the small photocurrent to span the full-scale peak-to-peak input voltage of the following ADCs (although in this experiment the full-scale voltage could not be achieved). The post-detection electronics consisted of a 3-GHz Gaussian low-pass filter, a DC block, preamplifier (H2 Com 24471, 19-dB gain), amplifier (Hittite 641, 13-dB gain), and a balun. The electronic ADCs were National Semiconductor ADC10D1000 with two 1 GSa/s differential input channels operating at 9.0 ENOB on an evaluation board with a Virtex 4 FPGA. The ADCs were synchronously clocked with an RF signal regenerated from the unmodulated optical pulse train using an amplified photodiode, RF filter, and clock distribution circuit (National Semiconductor LMK01000), and the resulting data from the FPGA was post-processed on a computer. Variable optical and RF delay lines were used to precisely align the modulated optical pulse train with the ADC sampling clock. **Error! Reference source not found.** shows the raw output spectrum from one of the modulator outputs for one of the two wavelength channels. The 10 GHz signal (effectively sampled at 1.05 GSPS) was aliased to $\sim 430\ \text{MHz}$, and the resulting SNR was 37.9 dB (6.0 ENOB) with only -15 dBFS and, to our knowledge, represents one of the first demonstrations of an integrated photonic-sampled ADC. The SNR was limited by the relatively small digitized signal power available to the ADC for digitization, owing partly to the limited optical signal power at 1575 nm, and partly due to the on-chip losses that were higher than expected. Second and third harmonics of the signal were generated by the sampling process and limited the SFDR to 31 dB. Linearization has been shown [1] to dramatically reduce the SFDR when using a LiNbO_3 electro-optic modulator for sampling, but the proper linearization algorithm when using a silicon modulator remains under study.




Figure 2. 1048-point FFT of a digitized 10.025 GHz sine wave (aliased to $\sim 430\ \text{MHz}$) from one of the wavelength channels using the GHOST ADC with one sampling channel at $\sim 1\ \text{GSPS}$ where 0 dBc refers to the full-scale ADC voltage. The -15 dBFS signal (H1) has an integrated SNR of 37.9 dB (6.0 ENOB) and limited by the available optical signal power available at 1575 nm and on-chip optical losses. The second- and third-harmonic distortions (H2 and H3, respectively) limited the raw SFDR (without linearization) to 31 dB.

- [1] P. W. Juodawlkis et al, IEEE Trans. Microwave Theory and Tech. 49, 1840-1853 (2001).
- [2] M. Y. Frankel et al, Electron. Lett. 33, 2096-2097 (1997).
- [3] A. S. Bhushan et al, Opt. Lett. 24, 738-740 (1999).
- [4] Gupta, et al. Opt. Lett. 33(22), 2674 (2008).
- [5] D. H. Auston, Appl. Phys. Lett. 26, 101-103 (1975).
- [6] G. C. Valley, Opt. Exp 15, 1955-82 (2007).
- [7] S. J. Spector et al, Silicon Photonics II (Proc. SPIE, Vol. 6477, 2007), 64770O.
- [8] H. Byun et al., Appl. Opt. 49(29), 5577 (2010).
- [9] S. J. Spector et al., Opt. Exp. 16, 11027-11031 (2008).

[10] M. W. Geis, et al., IEEE Photon. Technol. Lett. **19**, 152–154 (2007).