Hardware Supported Multi-Core Communications for Efficient Parallel Discrete Event Simulation

Abstract

With the present and future proliferation of multi-core architecture computing devices, we expect that parallel programming and PDES in particular, will become more prevalent. In research presented here, we explored ways to dramatically reduce the overhead described above for PDES applications by designing and testing specialized hardware that could be incorporated into multi- core architecture designs. Once this hardware is incorporated into multi-core architectures, the overhead and message passing will be reduced to near zero, independent of the number of cores in the architecture.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Apr 01, 2012
Accession Number
ADA560398

Entities

People

  • Brian Swenson
  • Elizabeth Lynch
  • George Riley

Organizations

  • Georgia Tech

Tags

DTIC Thesaurus Topics

  • Air Force
  • Air Force Research Laboratories
  • Algorithms
  • Complex Systems
  • Computations
  • Computer Programming
  • Computers
  • Computing Devices
  • Environment
  • Government Procurement
  • Governments
  • Information Exchange
  • Instructions
  • Operating Systems
  • Simulations
  • Simulators
  • Standards

Fields of Study

  • Computer science

Readers

  • Computer Networking
  • Software Engineering.