

REPORT DOCUMENTATION PAGE

Form Approved
OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing this collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number. **PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.**

1. REPORT DATE 2010-12-14		2. REPORT TYPE Final Performance Report		3. DATES COVERED from 2007-04-01 to 2010-09-30	
4. TITLE AND SUBTITLE Fundamental Problems of Hybrid CMOS/Nanodevice Circuits				5a. CONTRACT NUMBER	
				5b. GRANT NUMBER FA9550-07-1-0284	
				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S) Konstantin K. Likharev				5d. PROJECT NUMBER	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Stony Brook University, Stony Brook, NY 11794				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING / MONITORING AGENCY NAME(S) AND ADDRESS(ES) Air Force Office of Scientific Research				10. SPONSOR/MONITOR'S ACRONYM(S) AFOSR	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S) AFRL-OSR-VA-TR-2012-0715	
12. DISTRIBUTION / AVAILABILITY STATEMENT Distribution A					
13. SUPPLEMENTARY NOTES					
14. ABSTRACT <p style="margin-left: 40px;">This project was focused on key fundamental issues of future hybrid CMOS/nanodevice circuits:</p> <ul style="list-style-type: none"> (i) optimization of metal-oxide devices with resistive bistability, and (ii) design and simulation of single-electron molecular latching switches. <p>The report describes the significant progress made in both directions, including</p> <ul style="list-style-type: none"> - fabrication of bistable TiO_x devices with yield up to 70% and endurance up to 10³ cycles, - design and characterization of single-electron molecular latching switches, and - design and fabrication of a CMOS subsystem for hybrid integration. 					
15. SUBJECT TERMS hybrid circuits, nanoelectronics, molecular electronics, CMOS, CMOL, bistability, memory effect, metal oxides, switching					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT none	18. NUMBER OF PAGES 3	19a. NAME OF RESPONSIBLE PERSON
a. REPORT	b. ABSTRACT	c. THIS PAGE			19b. TELEPHONE NUMBER <i>(include area code)</i>

Fundamental Problems of Hybrid CMOS/Nanodevice Circuits

AFOSR Grant # FA9550-07-1-0284

Project Period: April 1, 2007 – September 30, 2010

PI: Prof. Konstantin K. Likharev
Stony Brook University
Stony Brook, NY 11794-3800
Phone 631-632-8159
E-mail klikharev@notes.cc.sunysb.edu

Co-P.I.:

Prof. James Lukens

Project Participants:

Prof. Andreas Mayr (SBU Chemistry)
Ass. Res. Prof. Vijay Patel (Senior Research Scientist)
Nikita Simonian (PhD student)
Zhongkui Tan (PhD student)
Shih-Sheng Chang (MS student)
Esteban Monge (MS student)

1. Objectives:

This project was focused on two key issues of future hybrid CMOS/nanodevice circuits:

(i) fabrication and characterization of reliable two-terminal bistable nanodevices (“latching switches”), and

(ii) development of area-distributed interfaces between the nanowire crossbar and the underlying semiconductor transistor circuit.

The success of work in these directions should enable fabrication and testing of prototype hybrid CMOS/nanodevice circuits and evaluation of their performance. We believe such a demo may change the industrial perception of nanoelectronics and speed up the practical introduction of this technology.

2. Major Accomplishments:

(ia) Fabrication and characterization of metal-oxide bistable devices

We have fabricated and characterized numerous devices from more than 30 wafers with M-Ox-M junctions based on the three metal oxides (which looked most promising from literature data): CuO_x, NbO_x and TiO_x. Metallic base films have been deposited by e-beam evaporation, and then transferred in the sputtering system for cleaning, oxidation and counter-electrode and contact metal deposition. The oxide layer have been formed either “thermally” (by exposure the base electrode to dry oxygen at certain pressure, at room temperature), or by its oxidation in rf plasma discharge. The oxide layer has been encapsulated in-situ using Nb counter-electrode. The subsequent patterning of the junctions (with areas ranging from 3×3 to 300×300 μm²) has been performed with UV lithography and reactive ion etching.

After the fabrication, samples have been electrically characterized both “as is” and after an additional rapid thermal annealing (RTA) at various temperatures and time intervals. The characterization has been performed mostly at room temperature; however, in order to explore certain fine features of the bistability, some testing was done at 4.2 K.

The results of device property measurements may be briefly summarized as follows:

1. In order to observe the desired bistability effect, junction “formation” process with current “compliance” (restriction) is necessary.

2. Using that formation procedure, the bistability effect may be obtained in junctions based on all studied oxides, with plasma oxidation provides much higher yield of bistable devices than thermal oxidation.

3. After moderate RTA, some plasma-oxide wafers have up to 70% of junctions which showing repeatable switching between two stable states, with endurance ranging from 5 to 1000 cycles.

4. Best results have been achieved with multilayer TiO_x junctions, fabricated by the deposition of several thin (~1.5 nm) Ti layers, interrupted for with their plasma oxidation.

Our best devices are already suitable for CMOS/nanodevice integration studies, though they still need optimization for VLSI circuit applications.

(ib) Design and simulation of molecular single-electron bistable devices

For sub-10-nm scaling of bistable devices, the variability of metal-oxide junctions may prove to be too high, and more reproducible devices necessary. With this motivation, we have carried out design and simulation of single-electron latching switches based on a system of two linear, parallel, electrostatically-coupled molecules: one implementing a single-electron transistor and another serving as a single-electron trap. Both molecules consist of carefully chosen, chemically-synthesizable groups: a phenyl-benzobisoxazole donor group and a naphthalenediimide acceptor group, playing the role of single-electron islands, and alkane chains which work simultaneously as tunnel junctions and intermediate islands of the trap. To verify our design, we have carried out transport calculations based on the combination of two techniques: an *ab-initio* (density-functional-theory) calculation of molecules' electronic structure, and the general theory of single-electron tunneling in systems with discrete energy spectrum.

Our results show that properly designed molecular assemblies with a length below 10 nm and a footprint area of the order of 5 nm^2 can combine sub-microsecond switching times with multi-year retention times as well as high ($> 10^3$) ON/OFF current ratios, at room temperature. Moreover, Monte Carlo simulations of self-assembled-monolayers (SAM) based on such assemblies have shown that such monolayers may be also used as latching switches, with comparable characteristics.

Our design still needs to be improved by adding neural groups (such as side alkane chains) which would provide proper spacing and transversal rigidity of the active molecules. Nevertheless, we believe that the design is already sufficiently convincing to justify an experimental effort toward fabrication and testing of such molecular devices.

(ii) Development of an area-distributed CMOS/nanodevice interface

We have carried out the first design of CMOS chips for the CMOS/nanodevice integration, and got them fabricated in IBM' 180-nm 7RF process (via MOSIS, Inc. silicon foundry). Each $4 \times 4 \text{ mm}^2$ chip assembly of the design consists of 4 component chips, merged together for processing convenience. Each $2 \times 2 \text{ mm}^2$ component chip features two interface arrays, with 10×10 vias each, with chip's MOSFETs allowing individual access to each via from the peripheral contact pads. Such layout is sufficient for a broad range of experiments with CMOS/nanodevice integration.

The $\text{Si}_3\text{N}_4/\text{SiO}_2$ passivation layer (common for industrial production of integrated circuits) has been removed using chemical-mechanical polishing (CMP). For that, we have modified a commercial, 2-inch CMP tool for individual chip processing. Inspection and testing of the polished samples has confirmed the suitability of most aspects of our design, but the oxide used in MOSFET design has turned out to be too thin to support voltages necessary for metal-oxide device formation. The IBM design rules allow for a correction of this deficiency; we plan to carry out such modification within the framework of our parallel STTR Phase 2 project (performed in collaboration with Sensor Electronic Technology, Inc. and Rensselaer Polytechnic Institute teams).

In addition, after a detailed discussion with coauthors of our new proposal to 2011 FY MURI (which was submitted to AFOSR in November 2010), we believe that our design may be an excellent starting point for the 3D hybrid integrated circuit work planned in the proposed project.

3. Publications:

1. K. K. Likharev, "Hybrid Semiconductor/Nanoelectronic Circuits: Freeing Advanced Lithography from the Alignment Accuracy Burden". *J. Vac. Sci. Technol. B* **25**, No. 6, pp. 2531-2536 (2007).
2. K. K. Likharev, "Single- and Few-Electron Memories". In: J. E. Brewer and M. Gill (eds.), *Nonvolatile Memory Technologies with Emphasis on Flash*, Wiley, Hoboken, NJ, pp. 689-696 (2008).
3. K. K. Likharev, "Resistive and Hybrid CMOS/Nanodevice Memories". In: J. E. Brewer and M. Gill (eds.), *Nonvolatile Memory Technologies with Emphasis on Flash*, Wiley, Hoboken, NJ, pp. 696-703 (2008).
4. K. K. Likharev, "NOVORAM/FGRAM". In: J. E. Brewer and M. Gill (eds.), *Nonvolatile Memory Technologies with Emphasis on Flash*, Wiley, Hoboken, NJ, pp. 703-707 (2008).
5. K. K. Likharev, "Integrated Circuits Beyond CMOS". In: A. Korkin and F. Rosei (eds.), *Nanoelectronics and Photonics*, Springer, Berlin, 2008, pp. 5-7.
6. X. S. Hu, A. Khitun, K. K. Likharev, M. T. Niemeyer, M. Bao, and K. L. Wang, "Design and Defect Tolerance Beyond CMOS". In: *Proc. CODES-ISSS'08*, ACM, 2008, pp. 223-229.
7. K. K. Likharev, "Hybrid CMOS/Nanoelectronic Circuits: Opportunities and Challenges". *J. Nanoelectronics and Optoelectronics* **3**, No. 3, pp. 203-230 (2008).
8. Z. Tan, V. Patel, K. K. Likharev, D. Su, and Y. Zhu, "Experimental Study of Resistive Bistability in Metal Oxide Junctions", *Appl. Phys. A* (published online Oct. 25, 2010).
9. D. B. Strukov and K. K. Likharev, "Reconfigurable Nano-Crossbar Architectures". Accepted for publication in: R. Waser (ed.), *Nanoelectronics and Information Technology*, 3rd ed. (2010).
10. N. Simonian, K. K. Likharev, and A. Mayr, "Design and Simulation of Molecular, Single-Electron Latching Switches". Submitted for publication in *J. Appl. Phys.* (2010).
11. K. K. Likharev, "CrossNets: Neuromorphic Hybrid CMOS/Nanoelectronic Networks". Submitted for publication in *Proc. IEEE* (2010).