

Process Tolerant Single Photolithography/Implantation 120-Zone Junction Termination Extension

V. Veliadis^{1,a}, M. Snook¹, H. Hearne¹, B. Nechay¹, S. Woodruff¹, C. Lavoie¹,
C. Kirby¹, E. Imhoff^{2,b}, J. White³, S. Davis^{3,c}

¹Northrop Grumman Electronic Systems, Linthicum, MD 21090, USA

²US Naval Research Laboratory, 4555 Overlook Avenue SW, Washington, DC 20375

³US Army TARDEC, 6501 E. 11 Mile Road, Warren, MI 48397-5000

^avictor.veliadis@ngc.com, ^beugene.imhoff@nrl.navy.mil, ^cstuart.m.davis.civ@mail.mil

Keywords: Junction termination extension, JTE, multiple-zone JTE, edge termination, single implant, single photolithography, blocking voltage, high voltage, diode, silicon carbide, SiC, PiN.

Abstract. The multiple-zone junction termination extension (MJTE) is a widely used SiC edge termination technique that reduces sensitivity to implantation dose variations. It is typically implemented in multiple lithography and implantation events. To reduce process complexity, cycle time, and cost, a single photolithography/implantation (P/I) MJTE technique was developed and diodes with 3-zone and 120-zone JTEs were fabricated on the same wafer. Here, the process tolerance of the single (P/I) MJTE technique is evaluated by performing CCD monitored blocking voltage measurements on diodes from the same wafer with the 3-zone and 120-zone single (P/I) JTE. The 3-zone JTE diodes exhibited catastrophic localized avalanches at the interface between the 2nd and 3rd zones due to abrupt zone transitions. Diodes with the smooth transitioning 120-zone JTE exhibited no CCD detectable avalanches in their JTE regions up to the testing limit of 12 kV. Under thick dielectric (deposited for on-wafer diode interconnection), diodes with the single P/I 3-zone JTE failed due to significant loss of high-voltage capability, while their 120-zone JTE diode counterparts were minimally affected. Overall, the single (P/I) 120-zone JTE provides a process-tolerant and robust single P/I edge termination at no additional fabrication labor.

Introduction

The theoretical breakdown voltage of 4H-SiC can be reached in high-voltage power devices only when a properly designed edge termination structure is used to reduce electric field crowding at the edges of the device. In a conventional single-zone JTE [1], the optimum implantation dose range for maximizing breakdown voltage is typically too narrow. Thus, particularly at higher voltages, the use of multiple-zone JTEs reduces sensitivity to dose variations resulting in more process tolerance. An MJTE achieves high breakdown voltage by varying the dose of implanted ions from high to low in the lateral direction. MJTEs typically require several photolithography/implantation events, which increase process cycle time, complexity, and cost. As a result, single implantation multiple-zone edge terminations are being developed including gray-scale photolithographic masking [2], and etched mesa and dielectric techniques [3]. Recently, 6 kV PiN diodes with MJTEs fabricated in a single P/I event were reported [4]. It was shown that PiN diodes with single P/I 3-zone and 120-zone JTE designs achieved yields and breakdown voltages that compared favorably to those of control diodes terminated with the more labor intensive three P/I events MJTE. It was further shown that the fabrication labor of the single P/I MJTE technique is independent of the number of zones. In this work, we investigate the process tolerance of the single P/I JTE technique by performing CCD monitored blocking voltage measurements on 3-zone and 120-zone single P/I JTE diodes fabricated on the same wafer.

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

Disclaimer: Reference herein to any specific commercial company, product, process, or service by trade name, trademark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or the Department of the Army (DoA). The opinions of the authors expressed herein do not necessarily state or reflect those of the United States Government or the DoA, and shall not be used for advertising or product endorsement purposes.

Report Documentation Page		Form Approved OMB No. 0704-0188
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.		
1. REPORT DATE 15 MAR 2012	2. REPORT TYPE Journal Article	3. DATES COVERED 15-11-2011 to 16-02-2012
4. TITLE AND SUBTITLE Process Tolerant Single Photolithography/Implantation 120-Zone Junction Termination Extension		5a. CONTRACT NUMBER
		5b. GRANT NUMBER
		5c. PROGRAM ELEMENT NUMBER
6. AUTHOR(S) S Davis; J White; E Imhoff; C Kirby; C Lavoie		5d. PROJECT NUMBER
		5e. TASK NUMBER
		5f. WORK UNIT NUMBER
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Northrop Grumman Electronic Systems,1580-A West Nursery Road,Linthicum,MD,21090		8. PERFORMING ORGANIZATION REPORT NUMBER ; #22649
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) U.S. Army TARDEC, 6501 East Eleven Mile Rd, Warren, Mi, 48397-5000		10. SPONSOR/MONITOR'S ACRONYM(S) TARDEC
		11. SPONSOR/MONITOR'S REPORT NUMBER(S) #22649
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited		
13. SUPPLEMENTARY NOTES Materials Science Forum Vols. 740-742 (2013) pp 855-858		
14. ABSTRACT The multiple-zone junction termination extension (MJTE) is a widely used SiC edge termination technique that reduces sensitivity to implantation dose variations. It is typically implemented in multiple lithography and implantation events. To reduce process complexity, cycle time, and cost, a single photolithography/implantation (P/I) MJTE technique was developed and diodes with 3-zone and 120-zone JTEs were fabricated on the same wafer. Here, the process tolerance of the single (P/I) MJTE technique is evaluated by performing CCD monitored blocking voltage measurements on diodes from the same wafer with the 3-zone and 120-zone single (P/I) JTE. The 3-zone JTE diodes exhibited catastrophic localized avalanches at the interface between the 2nd and 3rd zones due to abrupt zone transitions. Diodes with the smooth transitioning 120-zone JTE exhibited no CCD detectable avalanches in their JTE regions up to the testing limit of 12 kV. Under thick dielectric (deposited for on-wafer diode interconnection), diodes with the single P/I 3-zone JTE failed due to significant loss of high-voltage capability, while their 120-zone JTE diode counterparts were minimally affected. Overall, the single (P/I) 120-zone JTE provides a processtolerant and robust single P/I edge termination at no additional fabrication labor.		
15. SUBJECT TERMS Junction termination extension, JTE, multiple-zone JTE, edge termination, single implant, single photolithography, blocking voltage, high voltage, diode, silicon carbide, SiC, PiN.		

16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT Public Release	18. NUMBER OF PAGES 5	19a. NAME OF RESPONSIBLE PERSON
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified			

Results and Discussion

10-kV class PiN diodes with an active area of 0.087 cm^2 (0.17 cm^2 total area) were fabricated with single P/I 3-zone and 120-zone JTE designs on the same wafer. 4H-SiC n^+ substrates with nominal $100 \text{ }\mu\text{m}$ epitaxial n -drift layers doped to $5 \times 10^{14} \text{ cm}^{-3}$ were used. Even row diodes were terminated with the single P/I 3-zone JTE, while odd row diodes had the single P/I 120-zone edge termination. The single P/I MJTE was implemented by forming a pattern of finely graduated windows, etched into a dielectric mask, that decrease in area with each successive zone from the device mesa to the outermost periphery of the MJTE region [4]. The pattern was transferred to the dielectric via reactive ion etching. Each zone represents a percent of implant dose penetration from 100% (full implant dose) at zone 1 to 25% for the outermost zone. An optical micrograph of a PiN diode with a 120 zone JTE is shown in Figure 1. The scanning electron micrographs (SEM) at the top of Fig. 1, illustrate regions of approximately 40% and 80% implant dose penetration. The 40% region is comprised of windows etched in the dielectric film, Fig. 1(a), which filter a significant portion of the implantation dose. The pillars of dielectric in the 80% zone, Fig. 1(b), filter only a small percentage of implanted dopants. Using a combination of dielectric pillars and etched windows eases critical dimension requirements. Aluminum ion implantation at elevated temperature formed the MJTE regions with a subsequent high temperature anneal activating the dopants and recrystallizing the material.




Fig. 1. Optical image of the 120 zone dielectric mask (bottom), and SEM images (top) showing patterns designed for 40% (a), and 80% (b) implant-dose penetrations, with respect to the implant dose at the anode edge of the PiN diode.




Fig. 2. Statistical leakage current-density at 8 kV for PiN diodes of two wafers, with single photolithography/implantation 3-zone and 120-zone JTEs fabricated on the same wafer. Diodes with the 3-zone JTE exhibited higher leakage current and variance.

PiN diodes with single P/I 3-zone and 120-zone JTE designs, fabricated on the same wafer, were pulsed to 10 kV. Statistical data of leakage current density (measured at 8 kV), for diodes that blocked 10 kV with leakage current densities below 0.2 mA/cm^2 , is presented in Fig. 2 for two representative wafers. Diodes with the 3-zone JTE exhibited higher leakage current and variance, which is attributed to the more abrupt zone transitions in the 3-zone JTE. To further investigate the performance of the single P/I MJTE designs, images of diodes in blocking state were captured using a high sensitivity CCD camera. The PiN diodes selected for CCD testing had low leakage currents with sharp onsets of breakdown. Three 3-zone JTE diodes were tested and exhibited catastrophic localized avalanches at the interface between the 2nd and 3rd zone at blocking voltages of 3.5 kV, 6.5 kV, and 8 kV.

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

Disclaimer: Reference herein to any specific commercial company, product, process, or service by trade name, trademark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or the Department of the Army (DoA). The opinions of the authors expressed herein do not necessarily state or reflect those of the United States Government or the DoA, and shall not be used for advertising or product endorsement purposes.

A CCD camera image of a PiN diode with a single photolithography/implantation 3-zone JTE in the 3.5 kV blocking state is shown in Fig. 3. A localized avalanche can be observed at the interface between the 2nd and 3rd JTE zones (see area surrounded by the rectangle), which indicates that the diode is prone to catastrophic voltage breakdown at this location. This is attributed to the sharp transition between the pillars of zone 2 and the etched windows of zone 3, Fig. 4.




Fig. 3. CCD image of a PiN diode with a single P/I 3-zone JTE in the 3.5 kV blocking state. Localized avalanche can be observed at the interface between the 2nd and 3rd JTE zones (see inside the rectangle).




Fig. 4. SEM image showing the abrupt 2nd to 3rd JTE zone transition of the 3-zone single P/I JTE. Slight variations in lithographic patterning can result in significant shifts of effective dose penetration.

Five 120-zone JTE diodes were also tested and exhibited no CCD detectable avalanche in their JTE regions up to the testing limit of 12 kV. The smooth zone transitions of the 120-zone JTE resulted in a more process tolerant and as such more robust MJTE. Representative 120-zone JTE PiN diode reverse leakage data, collected under CCD monitored blocking voltage testing, are presented in the graph of Fig. 5. As the 3-zone and 120-zone single P/I JTEs were implemented on the same wafer, the results indicate that the 120-zone JTE provides a superior edge termination structure at no additional fabrication labor.




Fig. 5. Single P/I 120-zone JTE PiN diode reverse leakage data, collected under CCD monitored blocking voltage testing. The diodes exhibited no CCD detectable avalanche in their JTE regions up to the testing limit of 12 kV.




Fig. 6. Statistical blocking-voltage data for PiN diodes of two wafers with thick dielectric. Diodes with single P/I 3-zone JTEs failed at the leakage current density of 0.2 mA/cm² due to drastic breakdown voltage drops. Diodes with the 120-zone JTE exceeded their 5 kV specification at leakage current densities of less than 0.03 mA/cm².

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

Disclaimer: Reference herein to any specific commercial company, product, process, or service by trade name, trademark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or the Department of the Army (DoA). The opinions of the authors expressed herein do not necessarily state or reflect those of the United States Government or the DoA, and shall not be used for advertising or product endorsement purposes.

In experiments of on-wafer PiN diode interconnection [1], wafers with single P/I 3-zone and 120-zone JTE diodes had a thick dielectric (designed to withstand high-voltage on-wafer interconnected diode operation) uniformly deposited on their surface. Subsequently, windows were opened in the dielectric to expose the anodes of known good diodes and blocking voltage measurements were performed with the single P/I MJTEs now buried under the thick dielectric. It is well known that dielectric charges accumulating at the JTE-dielectric interface can interfere with JTE operation and degrade its performance [5-6]. While all the diodes with single P/I 3-zone JTEs failed due to significant loss of high voltage capability, the 120-zone JTE diodes were minimally affected. Statistical blocking-voltage data for PiN diodes of two wafers, with thick dielectric for on-wafer interconnection, are shown in Fig. 6. All diodes with single P/I 3-zone JTEs failed at the leakage current density of 0.2 mA/cm^2 due to drastic breakdown voltage drops. Diodes with the 120-zone JTE exceeded their 5 kV specification at very low leakage current densities of less than 0.03 mA/cm^2 , which confirms the robustness of the single P/I 120-zone edge termination.

Summary

The process tolerance of the single photolithography/implantation MJTE technique was evaluated by performing CCD monitored blocking voltage measurements on diodes with 3-zone and 120-zone JTEs fabricated on the same wafer. The single P/I 3-zone JTE diodes exhibited catastrophic localized avalanches at the interface between the 2nd and 3rd zones due to the abrupt zone transitions. Diodes with the smooth transitioning single P/I 120-zone JTE exhibited no CCD detectable avalanches in their JTE regions up to the testing limit of 12 kV. Overall, the 120-zone JTE provides a process tolerant single photolithography/implantation edge termination at no additional fabrication labor.

References

- [1] M. Snook, H. Hearne, T. McNutt, V. Veliadis, N. El-Hinnawy, B. Nechay, S. Woodruff, R. S. Howell, D. Giorgi, J. White, and S. Davis, 11.72-cm² Active-area Wafer Interconnected PiN Diode pulsed at 64 kA dissipates 382 J and exhibits an action of 1.7 MA²-s, IEEE Electron Dev. Lett. 33 (2012) 764-766.
- [2] E. Imhoff, F. Kub, and K. Hobart, Grayscale Junction Termination for High-Voltage SiC Devices, Mat. Sci. Forum, 615-617 (2009) 691-694.
- [3] R. Ghandi, B. Buono, M. Domeij, G. Malm, C.M. Zetterling, and M. Ostling, High-Voltage 4H-SiC PiN Diodes with Etched Junction Termination Extension, IEEE Electron Device Letters, 30 (2009) 1170-1172.
- [4] M. Snook, T. McNutt, C. Kirby, H. Hearne, V. Veliadis, B. Nechay, S. Woodruff, J. White, S. Davis, Single photolithography/implantation 120-zone Junction Termination Extension for High-Voltage SiC Devices, Mat. Sci. Forum, 717-720 (2012) 977-980.
- [5] H. Yilmaz, Optimization and surface charge sensitivity of high voltage blocking structures with shallow junctions, IEEE Trans. on Elec. Dev. 38 (1991) 1666-1675.
- [6] V. Veliadis, D. Urciuoli, H. Hearne, and C. Scozzie, 600-V symmetrical bi-directional power switching using SiC vertical-channel JFETs with efficient edge termination, Mat. Sci. Forum 679-680 (2011) 591-594.

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

Disclaimer: Reference herein to any specific commercial company, product, process, or service by trade name, trademark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or the Department of the Army (DoA). The opinions of the authors expressed herein do not necessarily state or reflect those of the United States Government or the DoA, and shall not be used for advertising or product endorsement purposes.

Silicon Carbide and Related Materials 2012

10.4028/www.scientific.net/MSF.740-742

Process Tolerant Single Photolithography/Implantation 120-Zone Junction Termination Extension

10.4028/www.scientific.net/MSF.740-742.855