A Big RISC

Abstract

Big RISC (BRISC) is a high-speed CPU designed with 100K ECL logic and based on the RISC I architecture. Design, performance, and cost of BRISC is presented. Performance is shown to be better than high end mainframes such as the IBM 3081 and Amdahl 470V/8 on integer benchmarks written in C, Pascal and LISP. The cost, conservatively estimated to be $132,400 is about the same as a high end minicomputer such as the VAX-11/780. BRISC has a CPU cycle time of 46 ns, providing a RISC I instruction execution rate of greater than 15 MIPs. BRISC is designed with a Structured Computer Aided Logic Design System (SCALD) by Valid Logic Systems. An evaluation of the utility of SCALD for computer design is also included.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Jul 18, 1983
Accession Number
ADA603465

Entities

People

  • Richard A. Blomseth

Organizations

  • University of California, Berkeley

Tags

Communities of Interest

  • Energy and Power Technologies
  • Materials and Manufacturing Processes

DTIC Thesaurus Topics

  • Access Time
  • Computer Architecture
  • Computer Programming
  • Computer Programs
  • Computer Science
  • Computer-Aided Design
  • Computers
  • Computing System Architectures
  • Fabrication
  • Instruction Set Architecture
  • Instructions
  • Language
  • Microcode
  • Midrange Computers
  • Personal Computers
  • Simulations
  • Simulators

Fields of Study

  • Computer science

Readers

  • Database Systems and Applications
  • Integrated Circuit Design and Technology.
  • Software Verification and Validation.