Analysis of Input and Output Configurations for Use in Four-Valued CCD Programmable Logic Arrays

Abstract

As in binary, a multiple-valued programmable logic array (PLA) realises a sum-of-products expression specified by the user. However, in multiple-valued logic, there are many more operations than in binary, and an important question is the choice of operations which provides the greatest number of functions for a given chip area. In this paper, we analyse various PLA configurations using operations realised in the peristaltic multiple-valued CCD technology. We compare a multiple-valued CCD PLA implementation with four other proposed designs and show that there is a significant difference in chip area required to realise the same set of functions. The basis of comparison is the set of 4-valued unary functions.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Jul 01, 1987
Accession Number
ADA605415

Entities

People

  • H. G. Kerkhoff
  • J. T. Butler

Organizations

  • Naval Postgraduate School

Tags

Communities of Interest

  • Materials and Manufacturing Processes

DTIC Thesaurus Topics

  • Abstracts
  • Charge Coupled Devices
  • Charge Transfer
  • Digital Images
  • Electrical Engineering
  • Electronics
  • Engineering
  • Generators
  • Information Operations
  • Observation
  • Power Supplies
  • Standards
  • Step Functions

Readers

  • Computer Programming and Software Development.
  • Integrated Circuit Design and Technology.
  • Systems Analysis and Design