Digital Bypassable Register Interface.
Abstract
An interface for transmitting data in either a clock edge triggered synchronous transmission mode or an asynchronous transmission mode is described. An edge triggered register has its input connected to a source of digital data and its output connected to a two-to-one multiplexer. A bypass path connected between the digital data source and the multiplexer is provided around the edge triggered register. The two-to-one multiplexer is selectively actuable to provide either asynchronous transmission by connecting the bypass path to an output means or to provide synchronous transmission by connecting the output of the edge triggered register to the output means.
Document Details
- Document Type
- Technical Report
- Publication Date
- Feb 22, 1977
- Accession Number
- ADD003542
Entities
People
- Dwight R. Wilcox
Organizations
- United States Department of the Navy