High Speed Parallel Backplane.
Abstract
This invention relates to high speed data processing in particular to a high speed parallel backplane for interconnecting a plurality of printed circuit boards in a parallel processing system. The conventional approach to parallel backplane design utilizes a set of circuit board connectors mounted on a flat supporting structure typically made of phenolic glass-epoxy. Common bus pins are interconnected via a set of linear metallized traces deposited on the supporting structure. Although this technique is acceptable for systems supporting low bandwidth exceeds 15 MHz. Of all the physical parameters which affect bus bandwidth, signal path length is the most crucial. According to the law of electromagnetics, when a signal path length approaches a quarter wavelength of operating frequency, radiative losses occur.
Document Details
- Document Type
- Technical Report
- Publication Date
- Jan 29, 1990
- Accession Number
- ADD014814
Entities
People
- Albert J. Corda
Organizations
- United States Department of the Navy