

Serial No. 303,809

Filing Date 9 September 1994

Inventor José L. Munoz
W. Robert Bernecky



NOTICE

The above identified patent application is available for licensing. Requests for information should be addressed to:

OFFICE OF NAVAL RESEARCH
DEPARTMENT OF THE NAVY
CODE OCCC3
ARLINGTON VA 22217-5660

Accession For	
NTIS CRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By	
Distribution /	
Availability Codes	
Dist	Avail and/or Special
A-1	

This document has been approved for public release and sale; its distribution is unlimited

DTIC QUALITY INSPECTED 5

19950607 028

2
3 MAPPED MEMORY INTERFACE FOR COMMUNICATIONS
4 BETWEEN MULTIPLE COMPUTERS

5
6 STATEMENT OF GOVERNMENT INTEREST

7 The invention described herein may be manufactured and used
8 by or for the Government of the United States of America for
9 governmental purposes without the payment of any royalties
10 thereon or therefor.

11
12 BACKGROUND OF THE INVENTION

13 (1) Field of the Invention

14 The present invention is directed toward data transfer in
15 multi-processor systems, and more particularly, toward a process
16 for significantly increasing the speed at which data may be
17 throughput between processors via a shared memory.

18 (2) Description of the Prior Art

19 Multi-processing systems using a central location from which
20 to store and retrieve data, as well as for sending data between
21 processors comprising the system, are becoming increasingly more
22 popular. Such systems allow for the use of a single memory or
23 central storage area which can be accessed by a plurality of
24 stations. Data work products and the like can be transferred
25 between stations in the system without having to physically
26 transfer floppy disks.

1 Frequently, a central data base or disk drive is used for
2 storing the data of the individual stations. As the systems
3 become increasingly large, the data stored at the central data
4 base or disk drive also becomes increasingly large. At some
5 point in the use of the system, the data base can be filled with
6 so much data that processing data transfer between stations
7 becomes significantly slowed. Data transfer between multi-
8 processors while using a central disk drive has disadvantages.
9 As is well known in computer technology, retrieving data from a
10 disk drive is significantly slower than retrieving data directly
11 from memory. Using a shared memory in place of a shared disk
12 drive has a significant speed advantage over the same.

13 The downside to using a shared memory to store data is that
14 space is significantly limited as compared to a disk drive. In
15 order to use a central memory efficiently, it is best to remove
16 data stored therein immediately. It is frequently the case,
17 however that all the information stored in memory is not
18 necessarily the information which is desired to be transmitted to
19 a station of the multi-processor system. Therefore, it is
20 beneficial to provide a means or process for communicating to a
21 station of a multi-processor system from another station, exactly
22 where the data desired for transfer is located in memory.

23 While the prior art discussed below discloses the use of a
24 memory which may be shared by a plurality of stations comprising
25 a multi-processor system, the transmission of data via the
26 central memory in the systems discussed below is not facilitated

1 by the efficient and inventive process disclosed herein, and
2 thereby such data transfers are inherently significantly slower.

3 U.S. Patent 4,212,057 to Devlin et al. discloses a shared
4 memory multi/micro processor computer system. The system
5 includes two or more substantially independent processors each
6 having its own bus-type interconnection structure. A shared
7 memory is accessible by any of the processors without interfering
8 with the proper operation of another of the processors. Access
9 to the shared memory is controlled such that a processor is
10 connected to the shared memory only when one request is present.
11 When more than one request is received from the processors, the
12 last processor having received access is given priority to access
13 the shared memory. While a shared memory is used in Devlin et
14 al., there exists no means for improving the efficiency of
15 removing data from the shared memory. That is, the Devlin et al.
16 system fails to provide a means for quick access to the data
17 being transferred, thereby decreasing the efficiency with which
18 the system could perform.

19 U.S. Patent 4,410,944 to Kronies discloses an apparatus and
20 method for maintaining cache memory integrity in a shared memory
21 environment. Kronies discloses a data processing system having a
22 plurality of processors and a plurality of dedicated and shared
23 memory stations. Each processor includes its own cache for
24 speeding up data transfers between the processor and the shared
25 memory. The integrity of the data in each individual cache, with
26 respect to data written on similar addresses in the shared

1 memory, is maintained by providing the shared memory with a cache
2 monitoring and control system. The system monitors the read and
3 write requests of the processors and in response, maintains an
4 accurate and updatable record of the data addresses used in each
5 individual cache for preventing the same addresses from being
6 overridden, and thereby protecting the integrity of the data.
7 High speed exchange of data from a first processor to a second
8 processor is not disclosed in the Kronies patent. In fact, in
9 Kronies, the data in the shared memory must be scanned before
10 reading and writing requests can be fulfilled, thereby slowing
11 the process by which data is transferred. For such applications,
12 it would be beneficial to facilitate communication between
13 processors prior to the transference of the data. As such, the
14 possibility of threatening the integrity of the data stored could
15 be prevented while increasing throughput instead of delaying it.

16 U.S. Patent 4,975,833 to Jinzaki discloses a multi-processor
17 system which only allows alternate access to shared memories upon
18 the reception of read and write request signals. The system
19 incorporates lock-out and access flags and a control circuit for
20 controlling access to shared local memories of a group of
21 processors. The lock-out flag inhibits reading from the memory
22 of another processor while the other processor is writing into
23 the memory. The access flag permits reading of the memory by the
24 other processor and inhibits a related processor from writing
25 into the memory while access is given. The Jinzaki system is
26 directed towards sharing local memories and does not incorporate

1 a central memory. The Jinzaki system includes a process for
2 preventing access to data after storage, via communication
3 between processors after storage, thereby slowing data
4 throughput.

5 U.S. Patent 4,803,618 to Ita et al., discloses a multi
6 processor system having a common memory. The system includes a
7 plurality of processors which use a common memory under a time
8 division control plan. With this system, the common memory is
9 protected from erasure of data stored therein via use of write
10 permission flags given from a master processor. A control unit
11 is operative to receive a write request flag from a processor as
12 well as a write permission flag from the master processor. If
13 both flags are generated simultaneously, the control unit
14 provides a write enable signal for activating the common memory
15 and allowing access thereto. An additional control unit is
16 provided for staggering access to the common memory upon request
17 from a plurality of processors. The Ita et al. system,
18 therefore, provides a means for denying access to a central
19 memory after data has been stored therein, which slows data
20 throughput.

21 There exists a need in the multi-processor system art for a
22 high speed data transfer process which allows a plurality of
23 processors to prepare for acquiring access of data, prior to its
24 transference to a central memory, so as to provide an efficient
25 data transfer system.

1 and extracting the selected data from the shared memory and
2 transferring it into the local memory of the consumer computer.

3 The process also includes allocating a portion of the shared
4 memory to the process in accordance with the amount of data to be
5 transferred via a master processor; communicating to the provider
6 processor that the consumer processor is ready to extract data
7 from the shared memory; communicating to the consumer processor
8 that the data has been transferred into the mapped portion;
9 signaling to the provider processor that the data has been
10 extracted; and updating the mapped portion with more data from
11 the provider processor.

12 In one embodiment, the process of the present invention is
13 carried out by a plurality of processors having the ability to
14 map a set of addresses, for use with data desired to be
15 transferred, into a shared memory location. This embodiment also
16 includes an information packet being comprised of computer
17 readable program code including process and data identifiers, the
18 addresses and the size of the shared memory which is to be
19 mapped. Accordingly, in this embodiment, at least two computers
20 communicate along a bus-line, a packet of information regarding
21 the address at which data will be stored in a shared memory prior
22 to the storage of the same therein. The provider computer then
23 transfers the data desired to be transmitted to the shared memory
24 at the selected addresses. The consumer computer, informed of
25 the addresses of the data prior to its transfer, can then extract
26 the data from the shared memory into its local memory. Rapid

1 data transfer between computers can be achieved without the
2 bottle necking which occurs in systems which use lock-out flags
3 or the like for preventing access to data in shared memory, which
4 is being used by another processor.

5 The details of the present invention are set out in the
6 following description and drawings wherein like reference
7 characters depict like elements.

8 9 BRIEF DESCRIPTION OF THE DRAWINGS

10 FIG. 1 is a block representation of an information packet as
11 a part of a computer usable medium.

12 FIG. 2 is a block diagram of a provider and a consumer
13 computer, a shared mapped memory, a master processor and a
14 communication link and as between the computers in accordance
15 with the principles of the present invention.

16 FIG. 3 is a flow chart representing a process in accordance
17 with the present invention of a provider computer transferring
18 data to a shared memory.

19 FIG. 4 is a flowchart representing a process in accordance
20 with the present invention of a consumer computer extracting data
21 from the shared memory.

22 FIG. 5 is a graph showing the improvements achieved in the
23 rate of data transfer with the instant invention.

1 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

2 Referring now to the drawings and detail, there is shown in
3 FIG. 1, a block diagram of the inventive computer usable medium,
4 having computer program product for carrying out the data
5 transference process in accordance with the principle of the
6 present invention, designated generally as 10. Referring next to
7 FIG. 2, the medium 10 is for implementation with a provider
8 computer 12, a consumer computer 14, a master processor 15, and a
9 shared memory 16 which are connected for communication via a
10 communication link 18, as shown in FIG. 2.

11 For implementing the process of data transfer to be
12 described hereinafter, most multi-processor systems known in the
13 art can be used. Of primary importance for any system chosen is
14 that a shared memory is used which is capable of being mapped by
15 all the computers or processors involved in the system.

16 Referring still to FIG. 2, provider computer 12 is connected
17 to consumer computer 14 via a communication link 18.
18 Communication link 18 is preferably a network cable such as
19 ethernet, or any suitable communication means well known in the
20 art. Each of the computers 12 and 14 are also linked to shared
21 memory 16, to which each computer has equal access. Shared
22 memory 16 is used as a means for unloading data from provider
23 computer 12 and loading data onto consumer computer 14. Master
24 processor 15 is also linked with computers 12 and 14 via
25 communication link 18, for and controlling the exchange of
26 information between the computers. However, it should be

1 recognized that computer 15 is optional. If it is not present,
2 then computer 12 or computer 14 can act in a dual role, serving
3 as both the master processor and the provider, or the master
4 processor and the consumer.

5 Shared memory 16 is divided into sectors and the like which
6 can be identified via addresses as particular locations for the
7 data, as shown in FIG. 2 as addressed memory portion 17.
8 Computers 12 and 14 are each linked to shared memory 16 via a
9 bus-line or other sufficient interface so that data can be
10 transferred into and out of shared memory 16 via input and output
11 ports. Each of the computers 12 and 14 has a local memory 19 and
12 21, respectively, therein for the storage of the data which is
13 to be transferred. Shared memory 16 and local memories 19 and 21
14 may be in any suitable form including hard discs, or other memory
15 types. The computer usable medium 10, if part of local memory 19
16 will be in the same form but if separate from local memory 19,
17 may be of any suitable form, such as, for example, a floppy disc
18 or the like. In accordance with the invention, master processor
19 15 communicates with both provider computer 12 and consumer
20 computer 14 as to the identity of and the location of the data,
21 via addresses, in shared memory 16. Accordingly, consumer
22 computer 14 can access shared memory 16 at the given addresses
23 for efficiently extracting the data transferred from provider
24 computer 12.

25 Communication between the computers 12 and 14 is preferably
26 accomplished via information packet 20, shown in FIG. 1 as part

1 of medium 10. Information packet 20 includes information such as
2 computer identification numbers, data identifiers, the address of
3 the data in the shared memory, and the size of the shared memory
4 to be mapped and used by the process. Information packet 20 is
5 communicated over communication link 18 from master processor 15
6 and is comprised of computer readable program code on computer
7 usable medium 10 and functions to facilitate the aforementioned
8 communication between the computers 12 and 14.

9 In addition to master processor 15 including information
10 packet 20, computers 12 and 14 each include additional computer
11 readable program code which further comprises computer usable
12 medium 10. The additional code functions to allow computers 12
13 and 14 to carry out the steps of the process described below in
14 response to prompts by master processor 15 and in response to
15 steps taken by the other computer.

16 Via the aforementioned equipment, the processes shown in
17 FIGS. 3 and 4 can be carried out. FIG. 3 represents the process
18 of data transfer in accordance with the present invention used by
19 the provider computer 12 and FIG. 4 represents the process of
20 data transfer, particularly the receiving of the data, in
21 accordance with the present invention for the consumer computer
22 14. While the processes are shown separately in FIGS. 3 and 4,
23 they are not unrelated. That is, various steps of each process
24 depend on a response received from or step taken by the other
25 computer.

1 The first three steps of the processes shown in FIGS. 3 and
2 4, respectively, for computers 12 and 14, respectively, are
3 preferably the same. Steps 300 and 400 are each responsible for
4 setting up the communication required between provider computer
5 12 and the consumer computer 14 in order to control the processes
6 shown. In these steps 300 and 400, information packet 20, shown
7 in FIG. 1, is transmitted via communication link 18, shown in
8 FIG. 2, from master processor 15 to provider computer 12 and to
9 consumer computer 14.

10 As discussed, information packet 20 includes several
11 important features which are needed to carry out the process
12 disclosed herein. The packet includes a computer identifier for
13 telling the receiving, or consuming computer 14, which computer
14 it will be obtaining data from. The packet also includes an
15 identifier for the data so as to tell the consumer computer 14
16 what information it is going to receive. Most importantly,
17 information packet 20 includes addresses as to where the data
18 will be stored in shared memory 16, thus mapping a portion 17 of
19 shared memory 16 for the data. The computers are arranged so
20 that they may each access the now mapped shared memory portion 17
21 by using the same addresses. Thus, information packet 20
22 includes the addresses within shared memory 16 to which the data
23 will be transferred from provider computer 12 and communicates
24 the same to both computers. Information packet 20 is put into
25 operation via a master processor.

1 Accordingly, when the process used by consumer computer 14
2 is at the point where extraction of the data is the next step,
3 consumer computer 14 knows exactly where to access shared memory
4 16 for extracting the data.

5 Blocks 301 and 401 include the step of setting aside the
6 selected portion 17 of shared memory 16 into which the data will
7 be stored for access by consumer computer 14. Accordingly, the
8 information packet allows each computer involved in the exchange
9 of information, i.e., provider computer 12 and consumer computer
10 14, to point its local memory 19 and 21, respectively, to the
11 same portion 17 of shared memory 16 so that efficient transfer of
12 data therebetween can be accomplished.

13 In steps 302 and 402, the amount of shared memory 16 shared
14 between the two computers 12 and 14 is allowed to be modified so
15 that less or more shared memory may be set aside for the transfer
16 depending on the amount of data there is. A default setting is
17 used initially which is set to a particular memory size. If,
18 however, less or more memory is desired or necessary, it may be
19 changed via user input into master processor 15 and the
20 transmission of information packet 20. Accordingly, such
21 modification of the memory is accomplished over communication
22 link 18 via information packet 20 which monitors the initial size
23 of the shared memory 16 and the amount of data for transfer. At
24 the point where shared memory 16 must be adjusted, each computer
25 is told so by a user over communication link 18 through master
26 processor 15. As a result of the ability to change the size of

1 the shared memory, more memory space can be made available for
2 other operations. At this point in the entire process, each of
3 the computers 12 and 14 take on different process steps.

4 Prior to transmitting the data to shared memory 16, in step
5 303, provider computer 12 waits for a signal from consumer
6 computer 14 over communication link 18 indicating that consumer
7 computer 14 is ready to extract data from shared memory 16 at
8 portion 17. Consumer computer 14 will be prepared, after the
9 data from the information packet is received and processed to go
10 directly to the location of the data, via the addresses
11 exchanged, to extract the data. When consumer computer 14 is
12 ready to receive the data, block 403 represents the step in the
13 process where computer 14 sends a signal, via communication link
14 18, indicating to provider computer 12 that it is ready to
15 receive and extract data from shared memory 16. Once the signal
16 is received, block 304 represents the step wherein provider
17 computer 12 fills up mapped portion 17 of shared memory 16 with
18 the data designated for transfer. Block 404 simply represents
19 consumer computer 14 waiting for the signal in step 304 from
20 provider computer 12, that the data is available in the mapped
21 portion of shared memory 16 for extraction by consumer computer
22 14.

23 After the data has been sent to shared memory 16, at the
24 addresses agreed upon, as represented by step 305, provider
25 computer 12 preferably signals consumer computer 14 that the data

1 is available. When the signal is received that the data is
2 available for extraction, the extracting step begins.
3 Represented by step 405 in FIG. 4, data is accessed and extracted
4 from mapped portion 17 of shared memory 16 via a read step in
5 synchronous relationship consistent with the previously agreed
6 upon size of mapped portion 17 of shared memory 16 and at the
7 previously agreed upon address of the same.

8 Step 306 of FIG. 3 represents provider computer 12 waiting
9 for a signal from consumer computer 14 that the data has been
10 successfully extracted from shared memory 16 at the agreed upon
11 address of portion 17. Consumer computer 14 then sends a signal,
12 as represented by step 406, which indicates that the data has
13 been extracted and consumed by consumer computer 14. When
14 provider computer 12 receives this signal from consumer computer
15 14, it returns to step 304 and updates the memory with new data
16 at the same agreed upon address. Simultaneously, consumer
17 computer 14 returns to step 404 wherein it awaits for additional
18 data for extraction at the agreed upon address. Steps 304, 305,
19 306 and steps 404, 405 and 406 are executed and repeated in a
20 loop until the process is terminated or until all the data is
21 transferred from provider computer 12 to consumer computer 14.

22 FIG. 5 is a graph representative of the advantages in using
23 the instant invention with the prior art. Line A of FIG. 5 is
24 representative of the data throughput rate available with prior
25 art systems. Line B shows that by using the present system,
26 throughput of data was increased from 1.5×10^6 Bytes/sec. to 2.7

1 x 10⁶ Bytes/sec. Line C, representing an ideal situation wherein
2 the process disclosed herein is not limited by the equipment used
3 and mapped memory is consumed as quickly as possible, shows that
4 rates as high as 9 x 10⁶ Bytes/sec. can be achieved. To further
5 extend the capabilities of the process disclosed with existing
6 equipment, double buffering, can be used to achieve rates on the
7 order of 3.5 x 10⁶ Bytes/sec., as indicated by line D of FIG. 5.

8 Additional alternatives to the embodiment described above
9 include using control signals (in contrast to messages) between
10 the computers instead of the communications link shown in FIG. 2
11 or using a system in which the computers involved could monitor
12 the mapped memory. An example of using control signals would be
13 to employ signal protocols available on a bus line.

14 A further alternative includes each computer running more
15 than one of the single processes shown in FIGS. 3 and 4. This
16 can be achieved via the information packet wherein multiple
17 processes, similar to those shown in FIGS. 3 and 4, run by the
18 provider computer could be tied to respective and responsive
19 multiple processes run by the consumer computer. A master
20 process controller would be used with each computer, to guarantee
21 that mapped memory addresses do not overlap or to control desired
22 overlapping. Each process to be run by a computer would first be
23 registered with the master controller to communicate to the
24 master controller the amount of shared mapped memory that is
25 required to run that data transfer process. The master
26 controller would then insert into the information packet the next

1 available address of shared mapped memory that is large enough to
2 hold the data transfer of the size requested.

3 The primary advantage of this invention is that it provides
4 a system and process for significantly increasing the efficiency
5 of data throughput between computers of multi-processor systems.
6 Another advantage of this invention is that it provides a process
7 and system for increasing the rate of data transfer between at
8 least two computers of a multi-processor system, which can be
9 implemented with currently available interfacing hardware.
10 Another advantage of this invention is that a high speed data
11 transfer system and process is provided for use between at least
12 two computers of a multi-processor system via a shared memory.

13 It is apparent that there has been provided in accordance
14 with this invention a Mapped Memory Interface For Communication
15 Between Multiple Computers which fully satisfies the objects,
16 means, and advantages set forth hereinbefore. While the
17 invention has been described in combination with specific
18 embodiments thereof (including the hereinbefore described
19 alternative of computer 12 or 14 acting in a dual role to perform
20 the function of computer 15), it is evident that many other
21 alternatives, modifications, and variations will be apparent to
22 those skilled in the art in light of the foregoing description.
23 Accordingly, it is intended to embrace all such alternatives,
24 modifications, and variations

2
3 MAPPED MEMORY INTERFACE FOR COMMUNICATION
4 BETWEEN MULTIPLE COMPUTERS

5
6 ABSTRACT OF THE DISCLOSURE

7 An inventive mapped memory interface product and process are
8 provided. The inventive product carries out the steps of
9 transmitting an information packet between a provider and a
10 consumer processor; using the information packet to map a portion
11 in a shared memory to which data will be transferred from a
12 provider processor and from which the data will be extracted via
13 a consumer processor; using the information packet to tell the
14 consumer processor where the data is located; directing the local
15 memory of both the provider processor and consumer processor to
16 the portion mapped in the shared memory; transferring data from
17 the provider processor to the mapped portion in the shared
18 memory; and extracting the data from the mapped portion of the
19 shared memory and transferring it in the local memory of the
20 consumer computer.




FIG-2




FIG-1




FIG-3




FIG-4




FIG-5