

Serial Number 09/272,744
Filing Date 10 March 1999
Inventor Steven D. Jette

NOTICE

The above identified patent application is available for licensing. Requests for information should be addressed to:

OFFICE OF NAVAL RESEARCH
DEPARTMENT OF THE NAVY
CODE 00CC
ARLINGTON VA 22217-5660

DISTRIBUTION STATEMENT A
Approved for Public Release
Distribution Unlimited

19990804 222

1 Attorney Docket No. 75791

2

3 DATA ACQUISITION SYSTEM INCLUDING DATA TRANSMISSION

4 CONTROLLER FOR OCTAVELY NESTED ACOUSTIC LINE ARRAYS

5

6 STATEMENT OF GOVERNMENT INTEREST

7 The invention described herein may be manufactured and used
8 by or for the Government of the United States of America for
9 governmental purposes without the payment of any royalties
10 thereon or therefor.

11

12 BACKGROUND OF THE INVENTION

13 (1) Field of the Invention

14 The invention relates generally to the field of digital data
15 transmission systems and more particularly to a controller for
16 controlling transmission of octavely nested digital data.

17 (2) Description of the Prior Art

18 Systems for measuring acoustic radiated noise in, for
19 example, an ocean environment, include transducers or sensors for
20 sensing the acoustic energy and converting the acoustic energy to
21 analog electrical signals, and equipment for converting the
22 analog signals to digital data words for transmission to data
23 processing equipment for processing. Generally, such systems
24 have generally been limited either to a few sensors of limited
25 acoustic bandwidth or unvarying sampling rates for the analog to

1 digital conversion. For planar sensor arrays, digitizing and
2 multiplexing systems have been developed which generate digital
3 data words in response to analog signals from acoustic sensors
4 organized in a planar array and multiplex the digital data words
5 at a single, or only a few, channel data rates for transmission
6 to the data processing equipment. However, such systems are
7 insufficient for handling arrays in which the signals from the
8 sensors contain octavely-nested components which should be
9 transferred to the data processing equipment at varying data
10 rates depending on the respective octaves.

11

12

SUMMARY OF THE INVENTION

13 It is therefore an object of the invention to provide a new
14 and improved data acquisition system including a data
15 transmission controller for controlling transmission of octavely
16 nested digital data.

17 In brief summary, the data acquisition system receives an
18 analog input signal comprising a plurality of octavely-nested
19 components including a base octave and a selected number of
20 higher-level octaves, and transmits digital data words
21 representative of each component over a channel. The data
22 acquisition system includes a data transmission system and an
23 interface. The data transmission controller generates
24 transmission strobe signals defining a series of octave
25 transmission cycles each associated with one of said octaves,

1 each octave transmission cycle having a series of octave strobe
2 states including at least one octave strobe state associated with
3 the base octave and a successively higher numbers of octave
4 strobe states associated with successively higher-level octaves.
5 The transmission strobe states associated with each octave are
6 uniformly distributed during each octave transmission cycle. The
7 data transmission controller generates, during each octave strobe
8 state, transmission strobe signals identifying an octave
9 associated with said octave strobe state. The interface receives
10 the analog input signal and generating digital words in response
11 thereto for each of the octavely-nested components, the interface
12 transmitting the digital words over said channel for a component
13 corresponding to an octave identified by the transmission strobe
14 signals from the data transmission controller.

15

16

BRIEF DESCRIPTION OF THE DRAWINGS

17 This invention is pointed out with particularity in the
18 appended claims. The above and further advantages of this
19 invention may be better understood by referring to the following
20 description taken in conjunction with the accompanying drawings,
21 in which:

22 FIG. 1 is a general block diagram of a data acquisition
23 system including a data transmission controller constructed in
24 accordance with the invention;

1 FIG. 2 is a logic diagram of circuit comprising a portion of
2 the data transmission controller depicted in FIG. 1; and

3 FIGS. 3 and 4 are timing diagrams useful in understanding
4 the operation of the circuit depicted in FIG. 2.

5

6 DESCRIPTION OF THE PREFERRED EMBODIMENT

7 FIG. 1 is a general block diagram of a data acquisition
8 system 10 including a data transmission controller 11 constructed
9 in accordance with the invention. With reference to FIG. 1, the
10 data acquisition system 10 includes, in addition to the data
11 transmission controller 11, an interface circuit 12 and data
12 processing equipment 13. The interface circuit 12 receives data
13 input signals from a number of signal sources, digitizes them to
14 create digital words representative of respective amplitudes as
15 described below and provides the digital words to the data
16 processing equipment 13 over two channels 14 and 15.

17 In one embodiment, the signal sources include a selected
18 number of acoustic sensing devices (not shown) in, for example,
19 an ocean environment, and the data acquisition system 10
20 processes the data to develop information concerning, for
21 example, movements of objects, such as ships, moving through the
22 environment. In another embodiment, the signal sources include
23 hydrophones, which, in a conventional manner, provide analog
24 electrical signals representative of acoustic signals that they
25 sense in the environment. In another embodiment, the interface

1 12 receives analog signals from fifteen hydrophones and a high
2 frequency array. The signals provided by the hydrophones are
3 identified in FIG. 1 as HYDROPHONE 1 through HYDROPHONE 15
4 (generally identified as "HYDROPHONE i", where index "i" is an
5 integer from one to fifteen). The analog signal from the high-
6 frequency array, identified "HF ARRAY" in FIG. 1 is
7 representative of a high frequency acoustic signal. In addition,
8 the interface 12 receives an analog noise signal, identified
9 "NOISE CHAN" in FIG. 1, which provides a background noise which
10 may be used as a reference in processing the other signals.

11 The interface 12 receives the analog HYDROPHONE i, HF ARRAY
12 and NOIST CHAN signals from the various sources noted above and
13 converts them to digital form. The interface 12 may include
14 conventional analog to digital converter circuitry 16, clocked by
15 a system clock signal SYS CLK, for this purpose. The analog to
16 digital converter circuitry 16 provides for each of the analog
17 input signals a digital word representative of the amplitude of
18 the analog signal, and loads the digital data words so generated
19 into a buffer system 17. A multiplexer system 18, operating in
20 response to control signals from the data transmission controller
21 11, couples the digital data words buffered by the buffer system
22 17 onto the channels 14 and 15 as described below.

23 In particular, each of the analog hydrophone signals
24 HYDROPHONE i, actually comprises a set of octavely-nested
25 components, and the analog to digital converter periodically

1 provides, for each HYDROPHONE i, signal, a digital data word
2 defining the amplitude of the octave components.

3 In one particular embodiment, the digital data word
4 generated by the interface 12 (in particular, the analog to
5 digital converter) from each HYDROPHONE i, signal comprises
6 octavely-nested components, namely, a base component, identified
7 herein as Octave (1), and three harmonic components identified as
8 Octave (2), Octave (3) and Octave (4), with the digital data word
9 defining the amplitude of the component as determined by the
10 analog to digital converter circuitry 16. The interface 12
11 provides the Octave (i) digital data word components for the
12 various octaves at appropriate time intervals. In general, if
13 the interface 12 provides digital data words comprising the base
14 Octave (1) component at a selected base time interval, the
15 interface 12 will provide digital words comprising the Octave (2)
16 component at a time interval one-half that of the base component
17 Octave (1) (corresponding to a frequency of twice the frequency
18 of the base component Octave (1)), digital words comprising the
19 component at Octave (3) at a time interval one-fourth that of
20 base component Octave (1) (corresponding to a frequency of four
21 times the frequency of the base component Octave (1)) and digital
22 words comprising the component at Octave (4) at a time interval
23 one-eighth that of base component Octave (1) (corresponding to a
24 frequency of eight times the frequency of the base component
25 Octave (1)). In addition, the interface 12 provides, along with

1 the digital data words from each hydrophone, either a
2 synchronizing component or an omniphone component, which is also
3 provided at the Octave (1) interval.

4 As described above, the interface 12 also receives the
5 analog HF ARRAY high-frequency array and NOISE CHAN noise channel
6 signals, and generates corresponding digital words in response.
7 The digital data word generated by the interface 12 in response
8 to the analog NOISE CHAN signal is provided with Octave (1)
9 through Octave (4) components at the appropriate intervals, in
10 the same manner as the HYDROPHONE i signals. The digital data
11 words generated by the interface in response to the analog HF
12 ARRAY signal correspond to only a single Octave (5) component at
13 an interval one-sixteenth that of the base component Octave (1)
14 (corresponding to a frequency sixteen times that of the base
15 Octave (1) component).

16 As noted above, the interface 12 transfers the digital data
17 words to the data processing equipment 13 over channels 14 and 15
18 related to the respective Octave (i) in a selected sequence to
19 ensure that they are properly nested and that none of the data
20 words are lost, while minimizing the need for buffering. In
21 particular, the interface 12, under control of the data
22 transmission controller 11, transmit data words from the various
23 octaves in the octave order sequence Octave (4)-Octave (3)-Octave
24 (4)-Octave (2)-Octave (4)-Octave (3)-Octave (4)-Octave (1)-Octave
25 (4)-Octave (3)-Octave (4)-Octave (2)-Octave (4)-Octave (3)-Octave

1 (4), which, along with a synch/omni word generated in response to
2 the synchronizing or omniphone component transmitted prior to the
3 first Octave (4) component, defines the sixteen octave strobe
4 states of what will be referred to herein as an "octave
5 transmission cycle." Thus, an "octave transmission cycle"
6 comprises sixteen successive states, including fifteen successive
7 states noted above for the digital data words for signal
8 components Octave (1) through Octave (4) followed by a state for
9 the synch/omni word (for the synchronizing or omniphone word).
10 It will be appreciated that the Octave (5) component generated by
11 the analog to digital converter system 16 in response to the HF
12 ARRAY signal will require sixteen states, and so the sixteen
13 state octave transmission cycle will also accommodate the Octave
14 (5) component, with the interface 12 transmitting one digital
15 word of the Octave (5) component during each state
16 contemporaneous with the transmission of a digital data word for
17 another octave or the synch/omni word (during the last octave
18 strobe state).

19 The interface 12 will, while it is enabled by the data
20 processing equipment 13, repetitively transmit data words from
21 the various Octave (1) components in sequences corresponding to
22 the above-defined octave transmission cycle. It will be
23 appreciated that, during one octave transmission cycle, the
24 interface 12 will transmit digital words for the Octave (1)
25 component once, digital words for the Octave (2) component twice,

1 digital words for the Octave (3) component four times, digital
2 words for the Octave (4) component eight times, and digital words
3 for the Octave (5) component sixteen times, which is the required
4 relative periodicity required for the various components. In
5 addition, the sequence is designed to ensure that the
6 transmission times for the various Octave (i) components are
7 evenly distributed throughout a single octave transmission cycle
8 and through successive such cycles.

9 As noted above, the interface 12 is connected to data
10 processing equipment 13 over two channels 14 and 15.
11 Furthermore, the multiplexer system 18 (FIG. 1) of interface 12
12 couples the buffered digital words from the buffer system 17 onto
13 the channels 14 and 15. It will be appreciated that, since two
14 channels 14 and 15 are provided, the multiplexer system 18 can
15 transmit two digital words simultaneously, one digital word over
16 each channel 14 and 15. Since there are seventeen analog input
17 signals to the interface 12, namely, the HYDROPHONE 1 through
18 HYDROPHONE 15 signals, the HF ARRAY high-frequency array signal
19 and the NOISE CHAN noise channel signal, and there are two
20 channels 14 and 15 connecting the interface 12 to the data
21 processing equipment 13, during each of the octave strobe states
22 of an octave transmission cycle, the interface 12 will need to
23 transfer digital words in nine successive word strobe states
24 during each octave transmission cycle. Since there are an odd
25 number (seventeen) of inputs, it will be appreciated that (i)

1 during eight of the word strobe states the multiplexer system 18
2 will couple digital data words for two of the inputs over the
3 channels 14 and 15, so that digital data words for sixteen of the
4 inputs will be coupled over the channels 14 and 15, and (ii)
5 during the ninth word strobe state the multiplexer system 18 will
6 couple a digital data word for the seventeenth input over one of
7 the channels 14 or 15, and the other channel will be blank.

8 The data transmission controller 11 contains circuitry that
9 generates signals for controlling the interface 12 in
10 transmitting the various digital words over the channels 14 and
11 15 in accordance with the respective octave strobe states of each
12 octave transmission cycle, and in accordance with the respective
13 word strobe states. FIG. 2 depicts a logic diagram of data
14 transmission controller 11, and FIGS. 3 and 4 depict timing
15 diagrams that are useful in understanding the operation of the
16 data transmission controller 11. The data transmission
17 controller 11 includes an octave strobe signal generating portion
18 20 and a word strobe signal generating portion 21, both operating
19 in response to the SYS CLK system clock signal, circuits for both
20 of which are shown of FIG. 2. The data transmission controller
21 11 also includes a reset circuit 22 (shown on FIG. 1) that resets
22 the octave strobe signal generating portion 20 and the word
23 strobe signal generating portion 21 in response to a power up
24 condition when power is first applied to the data transmission

1 controller, and in response to a command reset CMD RESET from the
2 data processing equipment 13.

3 With reference to FIG. 2, the octave strobe signal
4 generating portion 20 includes a binary counter 23 and an octave
5 strobe signal decoder 24. The binary counter 23, in response to
6 a DIV CLK divided clock signal generated by a clock divider 24,
7 generates binary-encoded output signals that it transmit through
8 its output terminals QA through QD to the octave strobe signal
9 decoder 25. The octave strobe signal encoder, in turn, decodes
10 the binary-encoded output signals from the binary counter 23 and
11 generates OCT STR (4:1) octave strobe signals to define the
12 fifteen octave strobe states for octaves Octave (4) through
13 Octave (1). In addition, the binary counter 23 generates a
14 signal through its RCO carry output terminal that the octave
15 strobe signal decoder 25 uses to generate an SYNCH/OMNI STR
16 synch/omni strobe signal to define the synch/omni state. With
17 reference further to FIG. 3, the DIV CLK divided clock signal
18 provided to the binary counter 23 defines the sixteen octave
19 strobe states, identified as states zero through fifteen at the
20 top of the FIG. 3.

21 As noted above, the binary counter 23 generates the QA
22 through QD signals through the respective terminals as binary-
23 encoded signals whose patterns of assertion and negation
24 identify, in binary-encoded form, the sixteen octave strobe
25 states. The QA signal provides the low-ordered signal

1 representing the least-significant digit in the binary-encoded
2 identification of the octave strobe states in the binary
3 encoding, and the QD signal provides the high-ordered signal
4 representing the most-significant digital in the binary encoding.
5 Accordingly, the binary counter 23 negates its low-ordered QA
6 output signal in response to the assertion of the DIV CLK signal
7 at the beginning of the zeroth state and every even-numbered
8 state, and asserts the QA signal in response to the assertion of
9 the DIV CLK signal at the beginning of every odd-numbered octave
10 strobe state. Thus, the QA signal remains asserted for one cycle
11 of the DIV CLK divided clock signal, and it also remains negated
12 for one cycle of the DIV CLK divided clock signal. The assertion
13 and negation patterns of each of the other output signals QB
14 through QD are also based on the assertion of the DIV CLK signal
15 and the particular order in the binary encoding of the octave
16 strobe state as represented by the output signal. Accordingly,
17 binary counter 23 asserts the second-low-ordered QB output signal
18 at the beginning of octave strobe states two, six, ten and
19 fourteen, and maintains it in an asserted state for two cycles of
20 the DIV CLK signal. The binary counter 23, after negating the QB
21 output signal at the beginning of octave strobes states four,
22 eight, twelve and zero (at the end of the octave transmission
23 cycle), holds the QB signal in a negated state for two cycles of
24 the DIV CLK signal.

1 In a similar manner, the binary counter 23 asserts and
2 negates each of the two higher high-ordered signals in a pattern
3 that is at successively halved frequencies and for successively
4 doubled periods. Accordingly, the binary counter asserts the
5 high-ordered QD signal once, at the beginning of octave strobe
6 state eight, and maintains it in an asserted condition for eight
7 cycles of the DIV CLK divided clock signal, until the end of the
8 octave transmission cycle, at which time the high-ordered QD
9 signal is negated. The binary counter 23 asserts the RCO carry
10 output signal coincident with the octave strobe state fifteen to
11 indicate that the counter has counted out.

12 The octave strobe signal decoder 25 receives the QA through
13 QD and RCO output signals from the binary counter 23 and
14 generates the OCT STR (4:1) octave strobe signals and the
15 SYNCH/OMNI STR synch/omni Strobe signals for transmission to the
16 interface 12 (FIG. 1). The octave strobe signal decoder 25
17 includes an inverter 26 that receives the QA and complements it
18 to form the OCT STR (4) octave (4) strobe signal defining the
19 Octave (4) octave strobe state. As indicated above, the QA
20 output signal from binary counter 23 is asserted during the even-
21 numbered octave strobe states and negated during the zeroth and
22 odd-numbered octave strobe states, and so the OCT STR (4) octave
23 (4) strobe signal will be asserted during the zeroth and odd-
24 numbered octave strobe states and negated otherwise, as shown in
25 FIG. 3. Accordingly, octave strobe signal decoder 25 will assert

1 the OCT STR (4) signal eight evenly-spaced times during the
2 octave transmission cycle to enable transmission of the digital
3 words comprising the Octave (4) signal components, as shown on
4 FIG. 3.

5 Similarly, the octave strobe signal decoder 25 includes an
6 inverter 27 and an AND gate 28 that cooperate to generate the OCT
7 STR (3) octave (3) strobe signal. The AND gate 28 receives, at
8 one input, the QA output signal from binary counter 23 and the
9 complement of the QB output signal as generated by the inverter
10 27. The AND gate 28 thus asserts the OCT STR (3) octave (3)
11 strobe signal in response to the coincidence of the assertion of
12 the QA output signal and the negation of the QB output signal
13 from the binary counter 23. Thus, the OCT STR (3) octave (3)
14 strobe signal will be asserted during the octave strobe states
15 one, five, nine and thirteen. Accordingly, octave strobe signal
16 decoder 25 will assert the OCT STR (3) signal four evenly-spaced
17 times during the octave transmission cycle to enable transmission
18 of the digital words comprising the Octave (3) signal components,
19 as shown on FIG. 3.

20 Similarly, the octave strobe signal decoder 25 includes an
21 inverter 30 and an AND gate 31 that cooperate to generate the OCT
22 STR (2) octave (2) strobe signal. The AND gate 31 receives, at
23 two inputs, the QA and QB output signals from binary counter 23
24 and the complement of the QC output signal as generated by the
25 inverter 30. The AND gate 31 thus asserts the OCT STR (2) octave

1 (2) strobe signal in response to the coincidence of the assertion
2 of the QA and QB output signals and the negation of the QC output
3 signal from the binary counter 23. Thus, the OCT STR (2) octave
4 (2) strobe signal will asserted during the octave strobe states
5 three and twelve. Accordingly, octave strobe signal decoder 25
6 will assert the OCT STR (2) signal two evenly-spaced times during
7 the octave transmission cycle to enable transmission of the
8 digital words comprising the Octave (2) signal components, as
9 shown on FIG. 3.

10 Finally, the octave strobe signal decoder 25 includes an
11 inverter 32 and two AND gates 33 and 34 that cooperate to
12 generate the OCT STR (1) octave (1) strobe signal. The AND gate
13 33 receives at its inputs, the QA, QB and QC output signals from
14 binary counter 23 generates an asserted signal when they are all
15 asserted, which occurs during octave state states seven and
16 fifteen. The AND gate 34 receives the output signal from the AND
17 gate 33 and the output signal form inverter 32, which corresponds
18 to the complement of the QD output signal from the binary counter
19 23. The QD output signal from binary counter 23 is negated
20 during octave strobe states zero through seven, and is asserted
21 during octave strobe states eight through fifteen, and so the
22 inverter 32 generates as asserted signal only during states zero
23 through seven. Since AND gate 34 generates the asserted OCT STR
24 (1) signal in response to the coincidence of the asserted output
25 signal from AND gate 34 (asserted during octave strobe states

1 seven and fifteen) and the asserted output signal from inverter
2 32 (asserted during octave strobe states zero through seven), it
3 follows and AND gate 34 will assert the OCT STR (1) signal during
4 only octave strobe state seven, as shown on FIG. 3.

5 In addition, since the binary counter 23 asserts the RCO
6 carry output signal only during the fifteenth octave strobe
7 state, the octave strobe signal decoder will couple that signal
8 directly as the SYNCH/OMNI STR signal. Accordingly, the octave
9 strobe signal decoder 25 provides that the SYNCH/OMNI STR signal
10 will only be asserted during state fifteen as shown in FIG. 3.

11 Accordingly, it will be appreciated that the octave strobe
12 signal decoder 25 will assert the four OCT STR (i) octave strobe
13 signals and the SYNCH/OMNI signal with the required frequency and
14 spacing during an octave transmission cycle, and further that the
15 assertion pattern will be such that only one such signal is
16 asserted during each of the sixteen octave strobe states.

17 As noted above, the data transmission controller 11 also
18 includes a word strobe signal generating portion 21 comprising a
19 binary counter 40 and a binary decoder 41. The binary counter 40
20 is essentially the same type of circuit as binary counter 23,
21 except that it is clocked by the SYS CLK system clock signal
22 instead of the DIV CLK divided clock signal. In a similar manner
23 as with binary counter 23, the binary counter 40 generates QA
24 through QD output signals that define sixteen binary-encoded
25 states, and the counter, in response to successive assertions of

1 the SYS CLK signal, successively asserts output signals QA
2 through QD defining the sixteen states. The decoder 41 receives
3 the QA through QD signals from the binary counter 40 and
4 generates sixteen output signals Q0 through Q15, each associated
5 with one of the states. Accordingly, as the binary counter 40
6 generates the QA through QD signals that successively step
7 through the sixteen states, the decoder 41 asserts successive
8 ones of its sixteen output signals Q0 through Q15. Nine
9 successive ones of the output signals from decoder 41, namely,
10 signals Q3 through Q11, are coupled to the interface 12 as the
11 nine word strobe signals WRD STR (9:1) as described above.

12 It will be appreciated that the frequencies of the SYS CLK
13 system clock signal and the DIV CLK divided clock signal are
14 preferably selected so that, during each of the octave strobe
15 states as generated by the octave strobe signal generating
16 portion 20, the binary counter 40 of the word strobe signal
17 generating portion 21 will sequence through all of its sixteen
18 states. It will, accordingly, be appreciated that the divider 25
19 generates the DIV CLK divided clock signal to have a frequency
20 one-sixteenth the frequency of the SYS CLK signal.

21 It will further be appreciated that the particular number of
22 octave strobe states and word strobe states as generated by the
23 data transmission controller is selected to conform to the
24 requirements, as described above, of the particular embodiment of
25 system 10 as depicted in FIG. 1. Circuitry for generating of

1 octave strobe signals defining additional numbers of octave
2 strobe states to accommodate higher order octave components will
3 be, in consideration of the system 10 described herein, readily
4 apparent to one skilled in the art.

5 In addition, it will be appreciated that, will the
6 particular embodiment of the word strobe signal generating
7 portion 21 is described above as generating nine word strobe
8 states, the embodiment is clearly is capable of generating at
9 least sixteen word strobe states, one word strobe state for each
10 of the sixteen binary encodings of the signals generated by the
11 binary counter 40 as decoded by the decoder 41. Furthermore,
12 while, in the particular embodiment depicted in FIG. 2, the
13 particular outputs of the decoder 41 used to define the nine word
14 strobe states comprise the nine successive outputs as shown in
15 FIG. 2, diverse ones of the outputs may be selected. In
16 addition, it is readily apparent that circuitry may be provided
17 for the word strobe signal generating portion 21 which is capable
18 of generating diverse numbers of word strobe states.

19 The new data acquisition system 10 provides a number of
20 advantages. In particular, the system provides an arrangement
21 for coupling octavely-nested signal components over a limited
22 number of channels to, for example, data processing equipment 13
23 for processing in an efficient manner, and avoiding the use of
24 complicated buffering and multiplexing arrangements.

1 The preceding description has been limited to a specific
2 embodiment of this invention. It will be apparent, however, that
3 variations and modifications may be made to the invention, with
4 the attainment of some or all of the advantages of the invention.
5 Therefore, it is the object to cover all
6 such variations and modifications as come within the true spirit
7 and scope of the invention.


2
3 DATA ACQUISITION SYSTEM INCLUDING DATA TRANSMISSION
4 CONTROLLER FOR OCTAVELY NESTED ACOUSTIC LINE ARRAYS
5

6 ABSTRACT OF THE DISCLOSURE

7 A data acquisition system receives an analog input signal
8 comprising a plurality of octavely-nested components including
9 a base octave and a selected number of higher-level octaves,
10 and transmits digital data words representative of each
11 component over a channel. The data acquisition system includes
12 a data transmission system and an interface. The data
13 transmission controller generates transmission strobes signals
14 defining a series of octave transmission cycles each associated
15 with one of said octaves, each octave transmission cycle having
16 a series of octave strobe states including at least one octave
17 strobe state associated with the base octave and successively
18 higher numbers of octave strobe states associated with
19 successively higher-level octaves. The transmission strobe
20 states associated with each octave are uniformly distributed
21 during each octave transmission cycle. The data transmission
22 controller generates, during each octaves strobe state,
23 transmission strobe signals identifying an octave associated
24 with said octave strobe state. The interface receives the
25 analog input signal and generating digital words in response
26 thereto for each of the octavely-nested components, the

1 interface transmitting the digital words over said channel for
2 a component corresponding to an octave identified by the
3 transmission strobe signals from the data transmission
4 controller.

FIG. 1






FIG. 2




FIG. 3




FIG. 4