

Serial Number 09/513,740
Filing Date 24 February 2000
Inventor David L. Culbertson
 Raymond F. Trvelyn

NOTICE

The above identified patent application is available for licensing. Requests for information should be addressed to:

OFFICE OF NAVAL RESEARCH
DEPARTMENT OF THE NAVY
CODE 00CC
ARLINGTON VA 22217-5660

DISTRIBUTION STATEMENT A
Approved for Public Release
Distribution Unlimited

20010625 118

1 Attorney Docket No. 79924

2
3 FULL DUPLEX TRANSCEIVER
4

5 STATEMENT OF GOVERNMENT INTEREST

6 The invention described herein may be manufactured and used
7 by or for the Government of the United States of America for
8 governmental purposes without the payment of any royalties
9 thereon or therefore.
10

11 BACKGROUND OF THE INVENTION

12 (1) Field of the Invention

13 The present invention relates generally to a transceiver for
14 data communication, and more particularly to a Radio Frequency
15 (RF) front end to a standard IF (Intermediate Frequency) modem to
16 allow full duplex data communication at RF.

17 (2) Description of the Prior Art

18 For a full duplex communication transceiver, the
19 transceiver's transmitter and receiver are simultaneously active,
20 thereby allowing simultaneous data transmission and reception.
21 Depending upon the design considerations, a full duplex
22 transceiver's transmit and receive antennae are often the same.
23 When transmit and receive frequencies are similar, interference

1 is often encountered although separate transmission and receive
2 antennae are employed.

3 Methodologies and systems for avoiding transmit and receive
4 signal interference include U.S. Patent No. 5,905,706 to Vidales
5 wherein half-bit transmission and reception intervals are formed;
6 U.S. Patent No. 5,715,520 to Hillock, et al, for Time Division
7 Duplex (TDD) systems to utilize a single Local Oscillator (LO) to
8 derive two LO signals at different times, thereafter using the
9 two LO signals to produce an intermediate and an offset signal
10 frequency; U.S. Patent No. 5,687,169 to Fullerton describes a
11 pulse interleaving method and apparatus for impulse radio's
12 ultrawide-band communications; and, U.S. Patent No. 5,533,056 to
13 Cripps provides a duplex transceiver binary encoder/decoder.

14 U.S. Patent No. 5,881,369 to Dean, et al, describes a duplex
15 receiver operational in Frequency Division Duplex (FDD) and Time
16 Division Duplex (TDD) modes. The Dean, et al, transceiver has an
17 up-conversion path that converts an Intermediate Frequency (IF)
18 to a Radio Frequency (RF) in either an upper RF frequency range
19 or a lower RF frequency range, and similarly a down-conversion
20 path to convert the received RF frequency in either the upper or
21 lower frequency range to a desirable IF frequency. The Dean, et
22 al, up-conversion and down-conversion paths connect to either an
23 upper or lower band diplexer port through a switch array. A
24 switch controller controls the switch array based upon whether

1 the transceiver is operating in TDD or FDD mode. The Dean, et
2 al, invention concentrates on cellular communication requirements
3 and demands.

4 General data communication between a transmitter and
5 receiver are less restrictive than the cellular requirements.
6 Higher frequency data communication allows more rapid
7 communication rates; however, typical modems for data
8 communication operate in the IF frequency band.

9 There is currently no apparatus or method for a full duplex
10 transceiver at the Radio Frequency (RF) bands, wherein RF is
11 derived from a variable IF frequency.

12 What is needed is a method and apparatus to convert an IF
13 generator output to RF for full duplex communication.

14 15 SUMMARY OF THE INVENTION

16 It is a general purpose and object of the present invention
17 to provide a configurable transceiver architecture that allows
18 simplex, half-duplex, and full duplex operation. Another object
19 of the present invention is to provide a transceiver architecture
20 that accepts a variable IF as input, and generates a RF output
21 for data communication using fixed Phase Locked Oscillators
22 (PLOs). A further object is to provide a transceiver that
23 receives a RF signal and converts the RF signal to an IF signal
24 using fixed PLOs. Still yet another object is to provide such

1 configurable transceiver architecture for single or dual antenna
2 use, utilizing internal, external, or no diplexer, and allowing
3 internal or external oscillator references.

4 Other objects and advantages of the present invention will
5 become more obvious hereinafter in the specification and
6 drawings.

7 These objects are accomplished with the present invention by
8 a RF front end to an IF generator and post-processor whereby the
9 IF generator output is variable. The transceiver up-conversion
10 path includes an IF Filter, the output of which is input to a
11 mixer with the output of a fixed Phase Locked Oscillator (PLO).
12 The mixer output is input to a band-pass filter and amplified.
13 With a single antenna configuration, the amplifier output
14 connects to either an internal or external diplexer that
15 interfaces to the antenna. With a dual antenna configuration,
16 the amplifier output interfaces directly to the transmit antenna.

17 Similarly, the down-conversion path includes an internal or
18 external diplexer in the single antenna configuration, a band-
19 pass filter, a RF amplifier, a mixer that receives the RF
20 amplifier output and the fixed PLO as inputs, an IF Filter, IF
21 amplifier, and an attenuator for interfacing to the IF post-
22 processor. A user-interface allows RF TX and RX frequency
23 selection, data rate selection, and configurable options
24 including internal or external diplexer, internal or external

1 oscillator reference, and TX amplifier keying to allow simplex,
2 half duplex, or full duplex communication.

3 4 BRIEF DESCRIPTION OF THE DRAWINGS

5 A more complete understanding of the invention and many of
6 the attendant advantages thereto will be readily appreciated as
7 the same becomes better understood by reference to the following
8 detailed description when considered in conjunction with the
9 accompanying drawings, wherein like reference numerals refer to
10 like parts and wherein:

11 FIG. 1 is a block diagram of the RF transceiver for the
12 preferred embodiment wherein the IF generator is a modem;

13 FIG. 2 is a block diagram of the RF transceiver up-
14 conversion and down-conversion paths for a single antenna
15 configuration utilizing an internal diplexer;

16 FIG. 3 is a block diagram of the RF transceiver up-
17 conversion and down-conversion paths for a single antenna
18 configuration utilizing an external diplexer; and,

19 FIG. 4 is a block diagram of the RF transceiver up-
20 conversion and down-conversion paths for a dual antenna
21 configuration.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring now to FIG. 1, there is shown a block diagram 10 of the transceiver system, further detailing individual transceiver components. In the preferred embodiment, the transceiver 12 interfaces to a modem 14 that provides a varying IF to the transceiver 12. The modem's 14 variable IF is specified through a user-interface 16 that allows a user to specify communication parameters. Communication parameters specified through the user-interface 16 include satellite or line-of-site (LOS) communication, RF transmit (TX) frequency, RF receive (RX) frequency, communication data rate, internal or external oscillator reference, and transmit power amplifier keying options.

An embedded controller 18 controls the user-interface 16 and initializes transceiver 12 components according to user selections. The embedded controller 18 uses the user-selected transmit (TX) and receive (RX) RF frequencies to compute respective TX and RX intermediate frequency (IF) values, and the embedded controller 18 transfers the TX and RX IF frequency values to the modem 14. The embedded controller 18 also uses the TX and RX RF frequencies to specify the respective TX and RX band-pass filter (BPF) 20, 22 coefficients.

The embedded controller 18 accepts a user-selected data rate from the user-interface 16, and provides the data rate to the

1 modem 14. The TX amplifier 24 is additionally keyed according to
2 user-interface designations of constant on, constant off, or RTS
3 control, thereby providing a mechanism that allows the
4 transceiver to perform in full duplex, half duplex, or simplex
5 modes. In the preferred embodiment, when satellite communication
6 is user-specified, the embedded controller enables the internal
7 diplexer 26. Alternately, a LOS entry indicates an external
8 diplexer (single antenna configuration) or no diplexer (dual
9 antenna configuration).

10 As will be shown in FIGS. 2, 3, and 4, the down-conversion
11 path comprises an attenuator 28. In the preferred embodiment,
12 the attenuator 28 is digital and controlled by the embedded
13 controller 18 to maintain a desired signal level at the
14 attenuator output. The embedded controller 18 also enables the
15 internal oscillator reference 30 depending upon whether the user
16 selects (via the user interface) internal or external oscillator
17 reference.

18 Other components comprising the transceiver 12 are the TX
19 mixer 32, RX Mixer 34, TX IF Filter 36, RX IF Filter 38, RX
20 Amplifier 40, RX IF Amplifier 42, and at least one fixed Phase-
21 Locked Oscillator (PLO) 44. The preferred embodiment transceiver
22 12 also maintains an embedded controller/user-interface interface
23 46 to allow user-interface control by the embedded controller,
24 user-entered data transfer, and transmission of performance data

1 for user-interface display; an embedded controller/IF modem
2 interface 48 to transfer computed IF frequencies and user-entered
3 data rates from the embedded controller 18 to the modem 14, and
4 received signal levels and error rates from the modem 14 to the
5 embedded controller 18; an external oscillator interface 50 to
6 allow an external oscillator reference to drive the fixed PLO(s)
7 44 when the internal oscillator is not selected; an external
8 diplexer interface 52 to provide for external diplexer
9 configurations; a single (TX/RX) antenna interface 54; a dual
10 antenna interface 56; a TX IF interface 58 to accept TX IF
11 signals from the modem 14; and, a RX IF interface 59 to transfer
12 down-converted RX IF signals from the transceiver 12 to the modem
13 14.

14 Referring now to FIG. 2, there is shown the up-conversion
15 and down-conversion paths for a single antenna configuration
16 using the internal diplexer. The modem 14 provides an IF
17 frequency to the transceiver 12 as directed by the transceiver's
18 embedded controller and based upon the user-entered, TX RF
19 frequency and fixed PLO values 44. The modem's 14 TX IF
20 frequency is transferred to the transceiver 12 through the TX IF
21 interface between the modem and transceiver 58 and input to the
22 TX IF filter 36. The TX IF Filter output 60 provides one input
23 to the up-conversion (TX) mixer 32. The fixed PLO(s) 44
24 provide(s) the TX mixer 32 with a second input 62. The fixed

1 PLO(s) 44 is selected to achieve the user-selected TX RF
2 frequency, recalling that the TX IF provided by the modem 14 was
3 calculated by the embedded controller 18 using the user-selected
4 TX RF frequency and a fixed PLO 44 value.

5 In the preferred embodiment, the fixed PLO(s) 44 is driven
6 by a relay 64 that maintains connections to the internal
7 oscillator 30 and an external oscillator interface 50. The relay
8 64 is activated depending upon the user selection for internal or
9 external oscillator reference. Although FIG. 2 indicates a
10 single fixed PLO 44, multiple fixed PLOs may be utilized to
11 provide a larger TX (and RX) RF frequency selection.

12 The IF filter output 60 and fixed PLO output 62 provide the
13 mixer 32 with signals to achieve the desired TX RF frequency at
14 the mixer output 66. The mixer output 66 is input to the TX
15 band-pass filter (BPF) 20 that is tuned by the embedded
16 controller 18 for the appropriate TX RF frequency, and amplified
17 24. In the preferred embodiment, the amplifier 24 interfaces to
18 a relay 68, the output of which connects to the internal diplexer
19 26 TX input 26a. In the preferred embodiment, the internal
20 diplexer 26 combined output 26b connects to a relay 70 for
21 interfacing to the single antenna 54.

22 The FIG. 2 down-conversion path includes the internal
23 diplexer 26, whose RX input 26c is connected to a relay 72 and
24 thereafter a RX BPF 22 tuned to the user-specified RX RF

1 frequency. The RX RF signal is then amplified 40 before input to
2 the down-conversion path (RX) mixer 34. A fixed PLO 44 provides
3 the second input to the down-conversion path mixer 34 to generate
4 an IF signal that is filtered 38 and amplified 42 before being
5 attenuated 28 and transferred to the modem 14 using the RX IF
6 interface 59.

7 Referring now to FIG. 3, there is shown a single antenna
8 configuration utilizing an external diplexer. Similar to FIG. 2,
9 the modem 14 provides the variable TX IF to the transceiver 12
10 through the TX IF interface 58, and the IF signal is filtered 36
11 and provided as one input 60 to the up-conversion mixer 32. A
12 PLO 44, driven by either an internal oscillator reference 30 or
13 an external oscillator through the external oscillator interface
14 50, provides the second mixer input 62. The up-conversion mixer
15 32 provides a TX RF signal 66 that is band-pass filtered 20,
16 amplified 24, and connected through relay 68 to the TX external
17 diplexer interface 52a. The external diplexer TX terminal 90a
18 accepts the TX signal, while the external diplexer combined
19 terminal 90b returns to the transceiver 12 through the external
20 diplexer combined interface 52b, connecting to a relay 70 and
21 hence the single antenna interface 54. The external diplexer RX
22 terminal 90c returns to the transceiver 12 via the RX external
23 diplexer interface 52c. The RX RF signal 92 begins the down-
24 conversion path by passing through a relay 72, RX BPF 22 tuned by

1 the embedded controller to the user-specified RX RF frequency,
2 and amplifier 40. The amplified RF signal 94 is input to the
3 down-conversion mixer 34 with a signal from a fixed PLO 44 to
4 convert the RF signal to IF, whereupon the IF signal is filtered
5 38, amplified 42, and attenuated 28 for transmission to the modem
6 14 through the RX IF interface 59.

7 Referring now to FIG. 4, there is shown a dual antenna
8 configuration wherein a first antenna designated the TX antenna,
9 and a second antenna designated the RX antenna, are connected to
10 the transceiver dual antenna interface 56. The up-conversion
11 path connected to the TX antenna is similar to the up-conversion
12 paths of FIGS. 2 and 3, with the omission of a diplexer. Once
13 again, the modem 14 provides a variable TX IF to the transceiver
14 12 through the TX IF interface 58, whereupon the TX IF signal is
15 filtered 36 and input to a mixer 32 with a signal from a fixed
16 PLO 44. A fixed PLO 44 may be driven by an internal reference 30
17 or by an external oscillator through the external oscillator
18 interface 50. The mixer output 66 is a RF signal that is input
19 to the TX BPF 20, amplified 24, and connected to the dual antenna
20 interface's TX antenna terminal 56a through a relay 68. The
21 down-conversion path begins with the signal from the dual antenna
22 interface's RX antenna terminal 56b that is sent through a relay
23 72, RX BPF 22, and RF amplifier 40, before being input to the RX
24 mixer 34. The other RX mixer input is derived from a fixed PLO

1 44, and the RF mixer output 96 is an IF signal that is filtered
2 38, amplified 42, and attenuated 28 before it is returned to the
3 modem 14 via the RX IF interface 59 for post processing.

4 The advantage of the present invention over the prior art is
5 that a RF signal can be derived from a variable IF using a fixed
6 PLO, thereby allowing increased data rate communication.

7 What has thus been described is a RF front end to an IF
8 generator and post-processor whereby the IF generator output is
9 variable. The transceiver up-conversion path includes an IF
10 Filter, the output of which is input to a mixer with the output
11 of a fixed Phase Locked Oscillator (PLO). The mixer output is
12 input to a band-pass filter and amplified. With a single antenna
13 configuration, the amplifier output connects to either an
14 internal or external diplexer that interfaces to the antenna.
15 With a dual antenna configuration, the amplifier output
16 interfaces directly to the antenna. Similarly, the down-
17 conversion path includes an internal or external diplexer in the
18 single antenna configuration, a band-pass filter, a RF amplifier,
19 a mixer that receives the RF amplifier output and the fixed PLO
20 as inputs, an IF Filter, IF amplifier, and an attenuator for
21 interfacing to the IF post-processor. A user-interface allows RF
22 TX and RX frequency selection, data rate selection, and
23 configurable options including internal or external diplexer,
24 internal or external oscillator reference, and TX amplifier

1 keying to allow simplex, half duplex, or full duplex
2 communication.

3 Although the present invention has been described relative
4 to a specific embodiment thereof, it is not so limited.
5 Obviously many modifications and variations of the present
6 invention may become apparent in light of the above teachings.
7 For example, although the preferred embodiment indicated the
8 presence of relays in the up-conversion and down-conversion
9 paths, the relays may be replaced by another appropriate device,
10 or omitted entirely. The amplifier may require a pre-amplifier
11 depending on signal and amplifier characteristics. Multiple,
12 fixed PLOs may be utilized to offer greater ranges of TX and RX
13 RF selection. Although the preferred embodiment indicated a
14 fixed PLO feeding the TX and RX mixers, depending upon the user-
15 selected TX and RX RF frequencies, the fixed PLO output to the TX
16 and RX mixers may be different, and may be derived from a
17 different fixed PLO. The RF signal may be any frequency range,
18 including but not limited to UHF, VHF, etc. Although the
19 description provided three external diplexer interface
20 components, these interfaces may in fact represent a single
21 component. Similarly, the dual antenna interface may be a single
22 interface for two antennae, or dual interfaces. The TX IF
23 interface and RX IF interface between the transceiver and modem
24 may also be a single interface. Although the described

1 transceiver operates in full duplex mode, the constant on,
2 constant off, and RTS TX amplifier control options provide for
3 simplex, half-duplex, or full duplex operation. Although the
4 preferred embodiment indicated diplexer use only in single
5 antenna configurations, diplexers may be utilized in the dual
6 antenna configuration. The attenuator may be digital or analog.

7 Any variable, IF frequency generator and post-processor can
8 substitute for the modem. Although the transceiver architecture
9 was shown in three basic configurations to encompass the
10 configurable options within the preferred embodiment, a single
11 configuration may be selected and implemented individually.

12 Many additional changes in the details, materials, steps and
13 arrangement of parts, herein described and illustrated to explain
14 the nature of the invention, may be made by those skilled in the
15 art within the principle and scope of the invention. It is
16 therefore understood that

17 the invention may be practiced otherwise than as
18 specifically described.

1 Attorney Docket No. 79924

2

3 FULL DUPLEX TRANSCEIVER

4

5 ABSTRACT OF THE DISCLOSURE

6 A RF front end to an IF generator and post-processor whereby
7 the IF generator output is variable. The transceiver up-
8 conversion path includes an IF Filter, the output of which is
9 input to a mixer with the output of a fixed Phase Locked
10 Oscillator (PLO). The mixer output is input to a band-pass
11 filter and amplified. With a single antenna configuration, the
12 amplifier output connects to either an internal or external
13 diplexer that interfaces to the antenna. With a dual antenna
14 configuration, the amplifier output interfaces directly to the
15 antenna. Similarly, the down-conversion path includes an
16 internal or external diplexer in the single antenna
17 configuration, a band-pass filter, a RF amplifier, a mixer that
18 receives the RF amplifier output and the fixed PLO as inputs, an
19 IF Filter, IF amplifier, and an attenuator for interfacing to the
20 IF post-processor. A user-interface allows RF TX and RX
21 frequency selection, data rate selection, and configurable
22 options including internal or external diplexer, internal or
23 external oscillator reference, and TX amplifier keying to allow
24 simplex, half duplex, or full duplex communication.




FIG. 1




FIG. 2




FIG. 3




FIG. 4