Efficiency of Compact Testing for Sequential Circuits.

Abstract

Compact testing uses random inputs to test digital circuits. Detection is achieved by comparison between some statistic property of the circuit under test, like the frequency of ones on the output line, and the same property for the fault-free circuit. This paper shows that compact testing can be used efficiently for sequential machines, although it has some inherent limitations. Synchronization is achieved by a long sequence of random inputs whose length is circuit dependent. However, for most sequential circuits, synchronization can be achieved in a few seconds. The great majority of failures inside the memory elements are easily detected even with short tests. Compact testing also detects most of the failures in the combinational parts. There, its efficiency is largely dependent upon the test length and also the characteristics of the random number generators. However, even the most subtle failures may be detected if the test has sufficient length. Some of the requirements and trade-offs to achieve efficient detection are presented.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Dec 01, 1976
Accession Number
ADA049850

Entities

People

  • Jacques Losq

Organizations

  • Stanford University

Tags

Communities of Interest

  • Advanced Electronics
  • Biomedical
  • Space
  • Weapons Technologies

DTIC Thesaurus Topics

  • Air Force
  • Circuit Analysis
  • Circuits
  • Computer Science
  • Detection
  • Digital Circuits
  • Electronics
  • Engineering
  • Military Research
  • Probability
  • Random Number Generators
  • Sequences
  • Statistics
  • Test And Evaluation
  • Test Equipment
  • Test Methods
  • Test Sets

Fields of Study

  • Computer science
  • Engineering

Readers

  • Computer Programming and Software Development.
  • Fault Tolerant Diagnosis of Black and White Balloon Isolation Tests Using ¥.
  • Integrated Circuit Design and Technology.