Implementation and Testing of a New 16-PSK Transmitter
Abstract
The work reported herein deals with the design, implementation, and testing the performance of a specific 16-PSK transmitter for use in conjunction (in future tests) with a specific direct bit detection receiver. A specific design procedure is utilized for generating sets of 2(n) phase shifted sinusoids with constant phase difference, each of which represents an n bit symbol. The design of the 16-PSK transmitter is extendable to the implementation of higher order M-PSK transmitter, i.e, M = 32, 64, etc. The procedure utilizes a shift register and associated digital devices to produce a set of square waveforms each of which is equally and successively delayed by a fixed time increment. Frequency selective filtering is then employed to convert this collection of square waves to a set of sinusoids while maintaining the time and therefore the desired phase relationship amongst members of the set. This implementation made it possible to produce an offset 16-PSK signal constellation whose members were all of equal amplitude and possessed the desired phase relationship to within one tenth of a degree. The signal constellation was highly stable and displayed an average phase drift amongst its members of less than three tenths of a degree after five and one half hours of operation. Photographs of signals in the time domain and displays of signals in the frequency domain are presented in order to highlight the important features of the system's performance.
Document Details
- Document Type
- Technical Report
- Publication Date
- Dec 01, 1988
- Accession Number
- ADA203936
Entities
People
- George S. Brock
Organizations
- Naval Postgraduate School